First Verilog Phrase using three different modeling styles
- Structural modeling (uses pre-defined primitives in library)
- Dataflow modeling (Uses concurrent assignment statement)
- Behavioral modeling (uses always block)
Above three modeling styles are used to design
- 4-bit comparator
- 2:1 Mux