diff --git a/projects/Rockchip/patches/u-boot/0006-roc-3328-cc-increase-ddr4-clock-rate-at-800Mhz.patch b/projects/Rockchip/patches/u-boot/0006-roc-3328-cc-increase-ddr4-clock-rate-at-800Mhz.patch new file mode 100644 index 00000000000..6f0a8f92c27 --- /dev/null +++ b/projects/Rockchip/patches/u-boot/0006-roc-3328-cc-increase-ddr4-clock-rate-at-800Mhz.patch @@ -0,0 +1,501 @@ +From 7c0723fdb41a5515a27f947dc83c2f7c90676725 Mon Sep 17 00:00:00 2001 +From: Da Xue +Date: Mon, 19 Sep 2022 13:40:01 -0400 +Subject: [PATCH] rk3328: dt: add 1600mt and 1866mt timings + +Signed-off-by: Luke Lu +--- + arch/arm/dts/rk3328-sdram-ddr4-1600.dtsi | 226 +++++++++++++++++++++++ + arch/arm/dts/rk3328-sdram-ddr4-1866.dtsi | 226 +++++++++++++++++++++++ + 2 files changed, 452 insertions(+) + create mode 100644 arch/arm/dts/rk3328-sdram-ddr4-1600.dtsi + create mode 100644 arch/arm/dts/rk3328-sdram-ddr4-1866.dtsi + +diff --git a/arch/arm/dts/rk3328-sdram-ddr4-1600.dtsi b/arch/arm/dts/rk3328-sdram-ddr4-1600.dtsi +new file mode 100644 +index 00000000000..9594bb42839 +--- /dev/null ++++ b/arch/arm/dts/rk3328-sdram-ddr4-1600.dtsi +@@ -0,0 +1,226 @@ ++// SPDX-License-Identifier: (GPL-2.0+ OR MIT) ++// Copyright (c) 2018 Fuzhou Rockchip Electronics Co., Ltd. ++ ++&dmc { ++ rockchip,sdram-params = < ++ 0x1 ++ 0xA ++ 0x2 ++ 0x1 ++ 0x0 ++ 0x0 ++ 0x11 ++ 0x0 ++ 0x11 ++ 0x0 ++ 0 ++ ++ 0x94496354 ++ 0x00000000 ++ 0x0000002a ++ 0x000004e2 ++ 0x00000015 ++ 0x0000034a ++ 0x000000ff ++ ++ 800 ++ 0 ++ 1 ++ 0 ++ 0 ++ ++ 0x00000000 ++ 0x43041010 ++ 0x00000064 ++ 0x0061008c ++ 0x000000d0 ++ 0x000200c5 ++ 0x000000d4 ++ 0x00500000 ++ 0x000000d8 ++ 0x00000100 ++ 0x000000dc ++ 0x03140401 ++ 0x000000e0 ++ 0x00000000 ++ 0x000000e4 ++ 0x00110000 ++ 0x000000e8 ++ 0x00000420 ++ 0x000000ec ++ 0x00000400 ++ 0x000000f4 ++ 0x000f011f ++ 0x00000100 ++ 0x0c0e1b0e ++ 0x00000104 ++ 0x00030314 ++ 0x00000108 ++ 0x0506050b ++ 0x0000010c ++ 0x0040400c ++ 0x00000110 ++ 0x06030307 ++ 0x00000114 ++ 0x04040302 ++ 0x00000120 ++ 0x06060b06 ++ 0x00000124 ++ 0x00020308 ++ 0x00000180 ++ 0x01000040 ++ 0x00000184 ++ 0x00000000 ++ 0x00000190 ++ 0x07040003 ++ 0x00000198 ++ 0x05001100 ++ 0x000001a0 ++ 0xc0400003 ++ 0x00000240 ++ 0x0600060c ++ 0x00000244 ++ 0x00000201 ++ 0x00000250 ++ 0x00000f00 ++ 0x00000490 ++ 0x00000001 ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ ++ 0x00000004 ++ 0x0000000c ++ 0x00000028 ++ 0x0000000c ++ 0x0000002c ++ 0x00000000 ++ 0x00000030 ++ 0x00000009 ++ 0xffffffff ++ 0xffffffff ++ ++ 0x77 ++ 0x88 ++ 0x79 ++ 0x79 ++ 0x87 ++ 0x97 ++ 0x87 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x87 ++ 0x88 ++ 0x87 ++ 0x87 ++ 0x77 ++ ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x69 ++ 0x9 ++ ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x79 ++ 0x9 ++ ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x69 ++ 0x9 ++ ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x79 ++ 0x9 ++ ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x69 ++ 0x9 ++ ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x79 ++ 0x9 ++ ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x69 ++ 0x9 ++ ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x79 ++ 0x9 ++ >; ++}; +diff --git a/arch/arm/dts/rk3328-sdram-ddr4-1866.dtsi b/arch/arm/dts/rk3328-sdram-ddr4-1866.dtsi +new file mode 100644 +index 00000000000..db1e1e74ce3 +--- /dev/null ++++ b/arch/arm/dts/rk3328-sdram-ddr4-1866.dtsi +@@ -0,0 +1,226 @@ ++// SPDX-License-Identifier: (GPL-2.0+ OR MIT) ++// Copyright (c) 2018 Fuzhou Rockchip Electronics Co., Ltd. ++ ++&dmc { ++ rockchip,sdram-params = < ++ 0x1 ++ 0xA ++ 0x2 ++ 0x1 ++ 0x0 ++ 0x0 ++ 0x11 ++ 0x0 ++ 0x11 ++ 0x0 ++ 0 ++ ++ 0x9869a3d7 ++ 0x00000000 ++ 0x0000002d ++ 0x000004e2 ++ 0x00000015 ++ 0x00000352 ++ 0x000000ff ++ ++ 933 ++ 0 ++ 1 ++ 0 ++ 0 ++ ++ 0x00000000 ++ 0x43041010 ++ 0x00000064 ++ 0x007100a4 ++ 0x000000d0 ++ 0x000200e5 ++ 0x000000d4 ++ 0x005d0000 ++ 0x000000d8 ++ 0x00000100 ++ 0x000000dc ++ 0x05240401 ++ 0x000000e0 ++ 0x00080000 ++ 0x000000e4 ++ 0x00110000 ++ 0x000000e8 ++ 0x00000420 ++ 0x000000ec ++ 0x00000400 ++ 0x000000f4 ++ 0x000f011f ++ 0x00000100 ++ 0x0e0e1f10 ++ 0x00000104 ++ 0x00030317 ++ 0x00000108 ++ 0x0507050c ++ 0x0000010c ++ 0x0040400c ++ 0x00000110 ++ 0x07030308 ++ 0x00000114 ++ 0x05050303 ++ 0x00000120 ++ 0x07070b07 ++ 0x00000124 ++ 0x00020309 ++ 0x00000180 ++ 0x01000040 ++ 0x00000184 ++ 0x00000000 ++ 0x00000190 ++ 0x07050003 ++ 0x00000198 ++ 0x05001100 ++ 0x000001a0 ++ 0xc0400003 ++ 0x00000240 ++ 0x06000610 ++ 0x00000244 ++ 0x00000201 ++ 0x00000250 ++ 0x00000f00 ++ 0x00000490 ++ 0x00000001 ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ 0xffffffff ++ ++ 0x00000004 ++ 0x0000000c ++ 0x00000028 ++ 0x0000000e ++ 0x0000002c ++ 0x00000000 ++ 0x00000030 ++ 0x0000000a ++ 0xffffffff ++ 0xffffffff ++ ++ 0x77 ++ 0x88 ++ 0x79 ++ 0x79 ++ 0x87 ++ 0x97 ++ 0x87 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x87 ++ 0x88 ++ 0x87 ++ 0x87 ++ 0x77 ++ ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x69 ++ 0x9 ++ ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x79 ++ 0x9 ++ ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x69 ++ 0x9 ++ ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x79 ++ 0x9 ++ ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x69 ++ 0x9 ++ ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x79 ++ 0x9 ++ ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x78 ++ 0x69 ++ 0x9 ++ ++ 0x77 ++ 0x78 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x77 ++ 0x79 ++ 0x9 ++ >; ++}; + +From cdb523fe7f12201cfa918c7fae79d6e53d964417 Mon Sep 17 00:00:00 2001 +From: Da Xue +Date: Sun, 19 May 2024 18:48:57 -0400 +Subject: [PATCH] dt: u-boot: roc-rk3328-cc: use 1600 ddr timings + +--- + arch/arm/dts/rk3328-roc-cc-u-boot.dtsi | 2 +- + include/configs/rockchip-common.h | 2 +- + 2 files changed, 2 insertions(+), 2 deletions(-) + +diff --git a/arch/arm/dts/rk3328-roc-cc-u-boot.dtsi b/arch/arm/dts/rk3328-roc-cc-u-boot.dtsi +index 582d6ba49b4..c47d29c59de 100644 +--- a/arch/arm/dts/rk3328-roc-cc-u-boot.dtsi ++++ b/arch/arm/dts/rk3328-roc-cc-u-boot.dtsi +@@ -4,7 +4,7 @@ + */ + + #include "rk3328-u-boot.dtsi" +-#include "rk3328-sdram-ddr4-666.dtsi" ++#include "rk3328-sdram-ddr4-1600.dtsi" + + / { + smbios {