forked from MiSTer-devel/Main_MiSTer
-
Notifications
You must be signed in to change notification settings - Fork 2
/
spi.cpp
205 lines (175 loc) · 3.32 KB
/
spi.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
#include "spi.h"
#include "hardware.h"
#include "fpga_io.h"
#define SSPI_FPGA_EN (1<<18)
#define SSPI_OSD_EN (1<<19)
#define SSPI_IO_EN (1<<20)
#define SWAPW(a) ((((a)<<8)&0xff00)|(((a)>>8)&0x00ff))
void EnableFpga()
{
fpga_spi_en(SSPI_FPGA_EN, 1);
}
void DisableFpga()
{
fpga_spi_en(SSPI_FPGA_EN, 0);
}
static int osd_target = OSD_ALL;
void EnableOsd_on(int target)
{
if (!(target & OSD_ALL)) target = OSD_ALL;
osd_target = target;
}
void EnableOsd()
{
if (!(osd_target & OSD_ALL)) osd_target = OSD_ALL;
uint32_t mask = SSPI_OSD_EN | SSPI_IO_EN | SSPI_FPGA_EN;
if (osd_target & OSD_HDMI) mask &= ~SSPI_FPGA_EN;
if (osd_target & OSD_VGA) mask &= ~SSPI_IO_EN;
fpga_spi_en(mask, 1);
}
void DisableOsd()
{
fpga_spi_en(SSPI_OSD_EN | SSPI_IO_EN | SSPI_FPGA_EN, 0);
}
void EnableIO()
{
fpga_spi_en(SSPI_IO_EN, 1);
}
void DisableIO()
{
fpga_spi_en(SSPI_IO_EN, 0);
}
uint32_t spi32_w(uint32_t parm)
{
uint32_t res;
res = spi_w(parm);
res |= (spi_w(parm>>16))<<16;
return res;
}
// little endian: lsb first
void spi32_b(uint32_t parm)
{
spi_b(parm >> 0);
spi_b(parm >> 8);
spi_b(parm >> 16);
spi_b(parm >> 24);
}
/* OSD related SPI functions */
void spi_osd_cmd_cont(uint8_t cmd)
{
EnableOsd();
spi_b(cmd);
}
void spi_osd_cmd(uint8_t cmd)
{
spi_osd_cmd_cont(cmd);
DisableOsd();
}
void spi_osd_cmd8_cont(uint8_t cmd, uint8_t parm)
{
EnableOsd();
spi_b(cmd);
spi_b(parm);
}
void spi_osd_cmd8(uint8_t cmd, uint8_t parm)
{
spi_osd_cmd8_cont(cmd, parm);
DisableOsd();
}
void spi_uio_cmd32_cont(uint8_t cmd, uint32_t parm)
{
EnableIO();
spi_b(cmd);
spi32_b(parm);
}
/* User_io related SPI functions */
uint16_t spi_uio_cmd_cont(uint16_t cmd)
{
EnableIO();
return spi_w(cmd);
}
uint16_t spi_uio_cmd(uint16_t cmd)
{
uint16_t res = spi_uio_cmd_cont(cmd);
DisableIO();
return res;
}
uint8_t spi_uio_cmd8_cont(uint8_t cmd, uint8_t parm)
{
EnableIO();
spi_b(cmd);
return spi_b(parm);
}
uint8_t spi_uio_cmd8(uint8_t cmd, uint8_t parm)
{
uint8_t res = spi_uio_cmd8_cont(cmd, parm);
DisableIO();
return res;
}
uint16_t spi_uio_cmd16(uint8_t cmd, uint16_t parm)
{
spi_uio_cmd_cont(cmd);
uint16_t res = spi_w(parm);
DisableIO();
return res;
}
void spi_uio_cmd32(uint8_t cmd, uint32_t parm, int wide)
{
EnableIO();
spi_b(cmd);
if (wide)
{
spi_w((uint16_t)parm);
spi_w((uint16_t)(parm >> 16));
}
else
{
spi_b(parm);
spi_b(parm >> 8);
spi_b(parm >> 16);
spi_b(parm >> 24);
}
DisableIO();
}
void spi_n(uint8_t value, uint16_t cnt)
{
while (cnt--) spi_b(value);
}
void spi_read(uint8_t *addr, uint32_t len, int wide)
{
if (wide)
{
uint32_t len16 = len >> 1;
uint16_t *a16 = (uint16_t*)addr;
while (len16--) *a16++ = spi_w(0);
if (len & 1) *((uint8_t*)a16) = spi_w(0);
}
else
{
while (len--) *addr++ = spi_b(0);
}
}
void spi_write(const uint8_t *addr, uint32_t len, int wide)
{
if (wide)
{
uint32_t len16 = len >> 1;
uint16_t *a16 = (uint16_t*)addr;
while (len16--) spi_w(*a16++);
if(len & 1) spi_w(*((uint8_t*)a16));
}
else
{
while (len--) spi_b(*addr++);
}
}
void spi_block_read(uint8_t *addr, int wide, int sz)
{
if (wide) fpga_spi_fast_block_read((uint16_t*)addr, sz/2);
else fpga_spi_fast_block_read_8(addr, sz);
}
void spi_block_write(const uint8_t *addr, int wide, int sz)
{
if (wide) fpga_spi_fast_block_write((const uint16_t*)addr, sz/2);
else fpga_spi_fast_block_write_8(addr, sz);
}