adding system verilog language #640
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| @@ -328,6 +328,10 @@ var components = { | |||
| "require": "clike", | |||
| "owner": "chrischares" | |||
| }, | |||
| "system_verilog": { | |||
There was a problem hiding this comment.
Would you mind naming the language with a dash instead of an underscore?
Or maybe just name it verilog, since this is the base language?
|
Thanks for contributing! Please take a look at my comments. |
|
Renamed the component to |
|
Thanks. This looks quite good to me now! @LeaVerou what do you think? |
|
Sorry for the delay, I'm merging this now. |
Golmote
added a commit
that referenced
this pull request
Sep 16, 2015
adding system verilog language
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Hello!
I use some hardware description languages in a website of mine and was sad to see they are not all supported by Prism. Here is my proposed Prism support for the System Verilog and Verilog languages. Since System Verilog is just an extension of Verilog, I combined both into one. The file can be used to highlight either language. I also added an example for you guys to take a look at if you are not familiar with the syntax. This handout is a great reference for syntax rules. Let me know if there are any issues!
Here is some sample code:
