-
Notifications
You must be signed in to change notification settings - Fork 4
/
base.mk
52 lines (41 loc) · 1.12 KB
/
base.mk
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
PYTHON=python3
#PYTHON=python
#OPT=-m pdb
#OPT=-m cProfile -o profile.rslt
## If you installed pycoram in your environment (site-packages)
TARGET=flipsyrup
#TARGET=flipsyrup-0.8.0-py3.4.1
## If you directly execute pycoram.py without installation
LTARGET=$(PYTHON) $(OPT) $(ROOTDIR)/flipsyrup/run_flipsyrup.py
################################################################################
IPVER=v1_00_a
OUTPUTDIR=syrup_$(TOPMODULE)_$(IPVER)
INPUT=$(RTL) $(CONFIG)
OPTIONS=$(MEMIMG) $(USERTEST)
ARGS=$(INCLUDE) -t $(TOPMODULE) $(OPTIONS)
################################################################################
.PHONY: all
all: sim
.PHONY: build
build:
$(TARGET) $(ARGS) $(INPUT)
.PHONY: lbuild
lbuild:
$(LTARGET) $(ARGS) $(INPUT)
.PHONY: sim
sim:
make compile -C $(OUTPUTDIR)/test
make run -C $(OUTPUTDIR)/test
.PHONY: vcs_sim
vcs_sim:
make vcs_compile -C $(OUTPUTDIR)/test
make vcs_run -C $(OUTPUTDIR)/test
.PHONY: view
view:
make view -C $(OUTPUTDIR)/test
.PHONY: check_syntax
check_syntax:
iverilog $(INCLUDE) -tnull -Wall $(RTL)
.PHONY: clean
clean:
rm -rf *.pyc __pycache__ parsetab.py *.out $(OUTPUTDIR)