{"payload":{"header_redesign_enabled":false,"results":[{"id":"239516744","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"anand873/DigitalVLSI","hl_trunc_description":"This repository consists of verilog codes for Digital VLSI Lab (EC39004), IIT KGP.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":239516744,"name":"DigitalVLSI","owner_id":34186420,"owner_login":"anand873","updated_at":"2020-03-06T09:44:13.222Z","has_issues":true}},"sponsorable":false,"topics":["pipeline","finite-state-machine","multiplier","shifter","booth-multiplier"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aanand873%252FDigitalVLSI%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/anand873/DigitalVLSI/star":{"post":"UgjAxvpjLyJnbGk3SO40-_ZXM-GRWWYF5-8p6IhI58ktWE68DB99n21GzV5m4eCDlV_NkNPXg5Jsc-SOzwlgag"},"/anand873/DigitalVLSI/unstar":{"post":"lxBhVQzW8I61jJ__gb9FWJIijX2CsmIi-dDaiQERVU3HrOZbWRN9PRYGXeqDto4Wt24WadWNVfiDPMKPgYchSA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Eqp79Am-j-U4oJp3GvItAMHa6Qx4iWM2zOKFSXnv5DNhKTQMDK1FgL_-ss6RcgfQwc1tjb_hUnDPS0LlruLh4w"}}},"title":"Repository search results"}