Skip to content

Latest commit

 

History

History
55 lines (39 loc) · 1.76 KB

README.md

File metadata and controls

55 lines (39 loc) · 1.76 KB
Raw

USB test suite

Copyright (c) 2019-2021 Antmicro

This is a Cocotb based USB 1.1 test suite (to be extended to cover higher versions of the standard) for FPGA IP, with testbenches for a variety of open source USB cores. Cocotb enables testing IPs with Python, which makes for a very robust and developer-friendly workflow.

This repository is a top level repo, with libraries used by the project and specific testbenches and cores as submodules.

Documentation for this project is hosted at Read the Docs.

Setup

It is recommended that you use a virtualenv or similar tool. This will be taken care of by the setup.sh script.

Prerequisites

  • python3
  • pip
  • iverilog

Steps

# Install dependencies
sudo apt install python3 python3-pip iverilog
# Clone the repository.
git clone https://github.com/antmicro/usb-test-suite-build.git
cd usb-test-suite-build
# Run script to setup environment
./setup.sh

Usage

Use the Makefile in usb-test-suite-testbenches folder to choose the IP core and test module. Currently we support testing:

Execute tests by calling:

# Make sure you are in the virtualenv
. env/bin/activate
cd usb-test-suite-testbenches
# Execute tests with default values
make sim

Make sure to run make clean when switching targets. See the README in usb-test-suite-testbenches for details.