{"payload":{"header_redesign_enabled":false,"results":[{"id":"683805768","archived":false,"color":"#b2b7f8","followers":5,"has_funding_file":false,"hl_name":"arhamhashmi01/RV32I_Single_Cycle","hl_trunc_description":"This repository contains the implementation of single cycle processor based on RISC-V ISA and implemented on \"LOGISIM\".","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":683805768,"name":"RV32I_Single_Cycle","owner_id":141525911,"owner_login":"arhamhashmi01","updated_at":"2024-05-24T15:15:40.393Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","verilog","microprocessor","hardware-designs","computer-architecture","pipeline-processor","rv32i","single-cycle-processor","5-stage-pipeline","3-stagepipeline","fetch-stage-pipeline"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aarhamhashmi01%252FRV32I_Single_Cycle%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/arhamhashmi01/RV32I_Single_Cycle/star":{"post":"H-3tNnMMxMmwoDZeEKctWdlreFS2z4x0fXHaHa2f8RsIBjibFuOjC7iTtsl7a2el4kFvucIWeRKyClvfFddVFA"},"/arhamhashmi01/RV32I_Single_Cycle/unstar":{"post":"D9piR5fzhTIhJqGiB2XOWBWHMZp4VemPS9RMl68MRi6G4-iH0t-NZUeZEGFkVSeGld5pnPXSMdw0d2Zw5wBT8w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"k_27UWNQ8HkyJHLqJGzQ0buUKRnytv4_KyuEIvUqhyCWkA0ifTP1nyclhzoT97ibZ92sQ63P1fV55aQ9XlhV6Q"}}},"title":"Repository search results"}