Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 141 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 141 Bytes

rv32i-sv

This repository contain the implementation of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on System Verilog