We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Hello,
I just wonder why post-index for instruction such as LDRD Rd, [Rs], #imm is considered as writeback ? e0c020d4 ldrd r2, [r0], #4
i=tuple(cs.disasm(b'\xd4\x20\xc0\xe0',0))[0] i.writeback True
According to ARM manual it should not be.
The text was updated successfully, but these errors were encountered:
Hi @deadeert , In your case, Rs will be modified (writeback) after loading 4 bytes Rs+imm. You can refer to the manual here ARM Cortex-M3
Sorry, something went wrong.
@kabeor Can be closed I guess
No branches or pull requests
Hello,
I just wonder why post-index for instruction such as LDRD Rd, [Rs], #imm is considered as writeback ?
e0c020d4 ldrd r2, [r0], #4
According to ARM manual it should not be.
The text was updated successfully, but these errors were encountered: