Skip to content

Latest commit

 

History

History
67 lines (52 loc) · 2.86 KB

README.md

File metadata and controls

67 lines (52 loc) · 2.86 KB
Raw

Politecnico di Milano - Progetto Reti Logiche 2020-2021

Test Generator

How to run:

The script is written in python 3, no other dependencies are required and every 3.* version should be able to run it. Otherwise, please open an Issue

python3 main.py

or

python main.py

depending on system installation

The result is printed in two files: test.txt and solution.txt

Example output

test.txt:

8
signal RAM: ram_type := (
			0 => std_logic_vector(to_unsigned(4, 8)),
			1 => std_logic_vector(to_unsigned(2, 8)),
			2 => std_logic_vector(to_unsigned(158, 8)),
			3 => std_logic_vector(to_unsigned(26, 8)),
			4 => std_logic_vector(to_unsigned(105, 8)),
			5 => std_logic_vector(to_unsigned(139, 8)),
			6 => std_logic_vector(to_unsigned(79, 8)),
			7 => std_logic_vector(to_unsigned(110, 8)),
			8 => std_logic_vector(to_unsigned(20, 8)),
			9 => std_logic_vector(to_unsigned(242, 8)),
			others => (others => '0'));

solution.txt

	assert RAM(10) = std_logic_vector(to_unsigned(255, 8)) report "TEST FALLITO (WORKING ZONE). Expected  255  found " & integer'image(to_integer(unsigned(RAM(10))))  severity failure;
	assert RAM(11) = std_logic_vector(to_unsigned(12, 8)) report "TEST FALLITO (WORKING ZONE). Expected  12  found " & integer'image(to_integer(unsigned(RAM(11))))  severity failure;
	assert RAM(12) = std_logic_vector(to_unsigned(170, 8)) report "TEST FALLITO (WORKING ZONE). Expected  170  found " & integer'image(to_integer(unsigned(RAM(12))))  severity failure;
	assert RAM(13) = std_logic_vector(to_unsigned(238, 8)) report "TEST FALLITO (WORKING ZONE). Expected  238  found " & integer'image(to_integer(unsigned(RAM(13))))  severity failure;
	assert RAM(14) = std_logic_vector(to_unsigned(118, 8)) report "TEST FALLITO (WORKING ZONE). Expected  118  found " & integer'image(to_integer(unsigned(RAM(14))))  severity failure;
	assert RAM(15) = std_logic_vector(to_unsigned(180, 8)) report "TEST FALLITO (WORKING ZONE). Expected  180  found " & integer'image(to_integer(unsigned(RAM(15))))  severity failure;
	assert RAM(16) = std_logic_vector(to_unsigned(0, 8)) report "TEST FALLITO (WORKING ZONE). Expected  0  found " & integer'image(to_integer(unsigned(RAM(16))))  severity failure;
	assert RAM(17) = std_logic_vector(to_unsigned(255, 8)) report "TEST FALLITO (WORKING ZONE). Expected  255  found " & integer'image(to_integer(unsigned(RAM(17))))  severity failure;

Main Functions, if you want to hack with the generator:

For example, to create 100 random tests (in raw form, aka as a single output line):

generate_raw_tests(to_generate=100)

To pretty print a test:

# Generate a single random test
cols, rows = randint(1, 128), randint(1, 128)
ram = generate_ram(cols, rows)

# Pretty print into VHDL code snippets
pretty_print_ram(ram)

Credits

Pretty print function by Daniele Locatelli