{"payload":{"header_redesign_enabled":false,"results":[{"id":"414716046","archived":false,"color":"#b2b7f8","followers":281,"has_funding_file":false,"hl_name":"efabless/caravel","hl_trunc_description":"Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":414716046,"name":"caravel","owner_id":3238299,"owner_login":"efabless","updated_at":"2024-09-14T05:59:15.563Z","has_issues":true}},"sponsorable":false,"topics":["magic","yosys","caravel","picorv32","openroad","vexriscv","openram","sky130"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aefabless%252Fcaravel%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/efabless/caravel/star":{"post":"PwdTi13D6hZTgxX9zDTXw6Cokqa79_xp2E7X9iT1lKEtdpaqARa9uGHC72IFHghRB-v2Cb6JycYH-sJbEF_sHg"},"/efabless/caravel/unstar":{"post":"lxS6P43yfdrsgxzIpaTQOE--DqMwxTNy5m2OQtTC8Kn62mu6eesrPn9bHapH3BfsL5VoKgtHbWGp8CM2uImvtQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"yb7Tuf6upRh_cPHjL7B2HmA296g9Q3Yt83mYcQzHIxQjYBdGrJtE0OvYGG2BOuzht96MVtagxBxuPakl2gVtbg"}}},"title":"Repository search results"}