Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Declare module names in a separate namespace #226

Open
fabianschuiki opened this issue Apr 1, 2021 · 0 comments
Open

Declare module names in a separate namespace #226

fabianschuiki opened this issue Apr 1, 2021 · 0 comments
Labels
A-resolve Area: Name resolution. C-enhancement Category: Adding or improving on features. L-vlog Language: Verilog and SystemVerilog.

Comments

@fabianschuiki
Copy link
Owner

The following should be allowed:

module foo;
endmodule

module bar;
    foo foo();
    //  ^^^ should not trigger a name conflict
endmodule
@fabianschuiki fabianschuiki added L-vlog Language: Verilog and SystemVerilog. C-enhancement Category: Adding or improving on features. A-resolve Area: Name resolution. labels Apr 1, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
A-resolve Area: Name resolution. C-enhancement Category: Adding or improving on features. L-vlog Language: Verilog and SystemVerilog.
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@fabianschuiki