Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix incorrect results in NoOverflows-Other #27

Open
3 tasks
hbgit opened this issue Jan 17, 2020 · 0 comments
Open
3 tasks

Fix incorrect results in NoOverflows-Other #27

hbgit opened this issue Jan 17, 2020 · 0 comments
Assignees
Labels

Comments

@hbgit
Copy link
Owner

hbgit commented Jan 17, 2020

Verification tasks in SV-COMP

  • ../../sv-benchmarks/c/bitvector/byte_add-2.i

    Fix check for shift operation r3 << 24U, see ISO/IEC 9899:2011 6.5.7#4, in that case r3<<24U will exceed INT_MAX

  • ../../sv-benchmarks/c/bitvector/byte_add_1-2.i

    Not identified bug root, but we have modeling issues with shift operation

  • ../../sv-benchmarks/c/bitvector/byte_add_2-1.i

    Not identified bug root, but we have modeling issues with shift operation

@hbgit hbgit added the bug label Jan 17, 2020
@hbgit hbgit self-assigned this Jan 17, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

No branches or pull requests

1 participant