Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 64 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 64 Bytes

verilog_SPI

SPI module for Nexys 4 Artix-7 FPGA Trainer Board