#MyHDL-Playground
In this repository, I collect some experiments with MyHDL
MyHDL is a Python package for hardware description and verification
I use it to simulate modules that might later be implemented in an FPGA
To learn more, visit myhdl.org