{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":191191221,"defaultBranch":"master","name":"litex-boards","ownerLogin":"litex-hub","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-06-10T15:09:10.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/51494844?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1724953330.0","currentOid":""},"activityList":{"items":[{"before":"2d3a6b81e6025eb9569d901b44f561815be081f7","after":"8f1350ec404d67b5b730cfccc4f902ecf93907a1","ref":"refs/heads/master","pushedAt":"2024-09-20T11:10:02.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"targets/digilent_netfpga_sume.py: Limit mapped SDRAM size as on other targets.","shortMessageHtmlLink":"targets/digilent_netfpga_sume.py: Limit mapped SDRAM size as on other…"}},{"before":"1cfd32698c60c225b5e4f4d4badd359dc110ba92","after":"2d3a6b81e6025eb9569d901b44f561815be081f7","ref":"refs/heads/master","pushedAt":"2024-09-18T09:21:51.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Add support for NetFPGA-Sume (#604)","shortMessageHtmlLink":"Add support for NetFPGA-Sume (#604)"}},{"before":"3050716e8eabc73b888140aedab256b0e0fa67b8","after":"1cfd32698c60c225b5e4f4d4badd359dc110ba92","ref":"refs/heads/master","pushedAt":"2024-09-18T08:48:57.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Add support for Signaloid C0-microSD (#601)","shortMessageHtmlLink":"Add support for Signaloid C0-microSD (#601)"}},{"before":"4604379f46bbb7e7bb4e00bace4760973d1f356e","after":"3050716e8eabc73b888140aedab256b0e0fa67b8","ref":"refs/heads/master","pushedAt":"2024-09-13T13:40:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"trabucayre","name":"Gwenhael Goavec-Merou","path":"/trabucayre","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6585129?s=80&v=4"},"commit":{"message":"boards: digilent_nexys4ddr, kosagi_netv2, sipeed_tang_primer_20k: added eth_ip/remote_ip arg","shortMessageHtmlLink":"boards: digilent_nexys4ddr, kosagi_netv2, sipeed_tang_primer_20k: add…"}},{"before":"90ff3d1ea98eb7d09e4d42c4222255b0d22e8cb9","after":"4604379f46bbb7e7bb4e00bace4760973d1f356e","ref":"refs/heads/master","pushedAt":"2024-09-13T07:45:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"platforms/sqrl_xcu1525: Revert previous commit, clk constraints were already present in DDR4 constraints.","shortMessageHtmlLink":"platforms/sqrl_xcu1525: Revert previous commit, clk constraints were …"}},{"before":"d842d9be72caa6cabf5a3de0e4a1fb47035e373e","after":"90ff3d1ea98eb7d09e4d42c4222255b0d22e8cb9","ref":"refs/heads/master","pushedAt":"2024-09-13T07:43:09.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"platforms/sqrl_xcu1525.py: Add constraints on 300MHz clks.","shortMessageHtmlLink":"platforms/sqrl_xcu1525.py: Add constraints on 300MHz clks."}},{"before":"1dbecf704d52afc1084d16d231807f057b1d95b3","after":"d842d9be72caa6cabf5a3de0e4a1fb47035e373e","ref":"refs/heads/master","pushedAt":"2024-09-11T07:13:53.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"test/test_targets: Exclude efinix_ti375_c529_dev_kit from CI since requires toolchain.","shortMessageHtmlLink":"test/test_targets: Exclude efinix_ti375_c529_dev_kit from CI since re…"}},{"before":"d312ea331f30e14bf49514f6dd474cb271a6d5fa","after":"1dbecf704d52afc1084d16d231807f057b1d95b3","ref":"refs/heads/master","pushedAt":"2024-09-11T07:11:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"efinix_ti375: Cosmetic cleanups on #610.","shortMessageHtmlLink":"efinix_ti375: Cosmetic cleanups on #610."}},{"before":"0adaababd99ab688ba26f6372fee674a92eb6b74","after":"d312ea331f30e14bf49514f6dd474cb271a6d5fa","ref":"refs/heads/master","pushedAt":"2024-09-11T06:18:44.000Z","pushType":"pr_merge","commitsCount":11,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #610 from Dolu1990/ti375_c529\n\nAdd efinix Ti375 c529 dev kit support","shortMessageHtmlLink":"Merge pull request #610 from Dolu1990/ti375_c529"}},{"before":"c8603bebe4e5284073219ee4986c56909a67d146","after":"0adaababd99ab688ba26f6372fee674a92eb6b74","ref":"refs/heads/master","pushedAt":"2024-09-10T16:41:54.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"trabucayre","name":"Gwenhael Goavec-Merou","path":"/trabucayre","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6585129?s=80&v=4"},"commit":{"message":"Merge pull request #611 from trabucayre/efinix_rework_primitives\n\ntargets/efinix_trion_t120_bga576_dev_kit.py: fix clock name to match sys_clk real name","shortMessageHtmlLink":"Merge pull request #611 from trabucayre/efinix_rework_primitives"}},{"before":"185f8d5da4b7b4a5aa9b1b333c3e7a0658e9c4f3","after":"c8603bebe4e5284073219ee4986c56909a67d146","ref":"refs/heads/master","pushedAt":"2024-09-04T20:06:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"targets/hyperram: Switch Hyperram memory mode to rwx (required with VexiiRiscv).","shortMessageHtmlLink":"targets/hyperram: Switch Hyperram memory mode to rwx (required with V…"}},{"before":"c8a86e578d8385cc02e7451d92b5817154c9a0cc","after":"185f8d5da4b7b4a5aa9b1b333c3e7a0658e9c4f3","ref":"refs/heads/master","pushedAt":"2024-09-04T08:40:10.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"trabucayre","name":"Gwenhael Goavec-Merou","path":"/trabucayre","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6585129?s=80&v=4"},"commit":{"message":"Merge pull request #603 from pepijndevos/apicula\n\nmake Gowin boards work with Apicula","shortMessageHtmlLink":"Merge pull request #603 from pepijndevos/apicula"}},{"before":"d85fe974a6139c6a563d5f66e69c9d88d39dfe8c","after":"c8a86e578d8385cc02e7451d92b5817154c9a0cc","ref":"refs/heads/master","pushedAt":"2024-09-03T16:27:09.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #609 from trabucayre/efinix_trion_t120_eth_rgmii_phy_arg\n\ntargets/efinix_trion_t120_bga576_dev_kit.py: added argument to select between RMII PMOD (default) or onboard RGMII Phy","shortMessageHtmlLink":"Merge pull request #609 from trabucayre/efinix_trion_t120_eth_rgmii_p…"}},{"before":"ffa98baa2d40c3658154e9dac38a836845426ac6","after":"d85fe974a6139c6a563d5f66e69c9d88d39dfe8c","ref":"refs/heads/master","pushedAt":"2024-09-03T14:12:33.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #608 from trabucayre/efinix_trion_rgmii_ctl\n\nefinix_trion_t120_bga576_dev_kit.py: fixed/rewire rx_ctl/tx_ctl (not compatible with DDIO mode), added message at build time","shortMessageHtmlLink":"Merge pull request #608 from trabucayre/efinix_trion_rgmii_ctl"}},{"before":"737e9938fc97e5364ef88030f2d1ca51c48f4d5c","after":"ffa98baa2d40c3658154e9dac38a836845426ac6","ref":"refs/heads/master","pushedAt":"2024-09-03T09:48:59.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #607 from trabucayre/efinix_eth_ip\n\nEfinix eth ip","shortMessageHtmlLink":"Merge pull request #607 from trabucayre/efinix_eth_ip"}},{"before":"fd4f9ac1863f555b2b0ae63cad9641216bf34dcd","after":"737e9938fc97e5364ef88030f2d1ca51c48f4d5c","ref":"refs/heads/master","pushedAt":"2024-08-30T13:39:12.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #606 from litex-hub/ti60_f225_hyperram_update\n\nti60_f225_dev_kit: Update to new HyperRAM core with 2:1 ratio.","shortMessageHtmlLink":"Merge pull request #606 from litex-hub/ti60_f225_hyperram_update"}},{"before":null,"after":"e7d00a8c4329115a1fb90a523e13b04db281a93f","ref":"refs/heads/ti60_f225_hyperram_update","pushedAt":"2024-08-29T17:42:10.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"ti60_f225_dev_kit: Update to new HyperRAM core with 2:1 ratio.\n\nTested at up to 250MHz sys_clk -> 125MHz HyperRAM Clk.","shortMessageHtmlLink":"ti60_f225_dev_kit: Update to new HyperRAM core with 2:1 ratio."}},{"before":"5bfde29ce4e12fd96091d6d5cec73e41ebacd029","after":"fd4f9ac1863f555b2b0ae63cad9641216bf34dcd","ref":"refs/heads/master","pushedAt":"2024-08-29T10:18:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"targets: Use KILOBYTE/MEGABYTE constants when possible.","shortMessageHtmlLink":"targets: Use KILOBYTE/MEGABYTE constants when possible."}},{"before":"c5d1a252c5a4767ce3e55f0ea954f429a745f1f9","after":"5bfde29ce4e12fd96091d6d5cec73e41ebacd029","ref":"refs/heads/master","pushedAt":"2024-08-28T15:02:13.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"trabucayre","name":"Gwenhael Goavec-Merou","path":"/trabucayre","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6585129?s=80&v=4"},"commit":{"message":"platforms/lattice_certuspro_nx_evn.py: fix led pinout","shortMessageHtmlLink":"platforms/lattice_certuspro_nx_evn.py: fix led pinout"}},{"before":"4002b8167c640ae7a9ea72b8ac8a5a2cc798587f","after":"c5d1a252c5a4767ce3e55f0ea954f429a745f1f9","ref":"refs/heads/master","pushedAt":"2024-08-28T13:54:06.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"targets: Fix build with --cpu-type=None on iCE40/Up5kSPRAM.","shortMessageHtmlLink":"targets: Fix build with --cpu-type=None on iCE40/Up5kSPRAM."}},{"before":"144462e8622fc6309c7fa5120050bc0c8f8d2005","after":"abaa9c404c9c1aa198e69f69acb410c61a189797","ref":"refs/heads/ti375_c529","pushedAt":"2024-08-26T16:27:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Dolu1990","name":null,"path":"/Dolu1990","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4832082?s=80&v=4"},"commit":{"message":"Fix the reset","shortMessageHtmlLink":"Fix the reset"}},{"before":null,"after":"144462e8622fc6309c7fa5120050bc0c8f8d2005","ref":"refs/heads/ti375_c529","pushedAt":"2024-08-26T16:08:13.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Dolu1990","name":null,"path":"/Dolu1990","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4832082?s=80&v=4"},"commit":{"message":"add jtag","shortMessageHtmlLink":"add jtag"}},{"before":"52fc033bf5c096ac14af688a8ae537274d60274d","after":"4002b8167c640ae7a9ea72b8ac8a5a2cc798587f","ref":"refs/heads/master","pushedAt":"2024-08-19T15:14:25.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #602 from trabucayre/fix_tangPrimer20k_iostandard\n\nplatforms/sipeed_tang_primer_20k.py: fix IOStandard values","shortMessageHtmlLink":"Merge pull request #602 from trabucayre/fix_tangPrimer20k_iostandard"}},{"before":"a9504502fecd91239772f18d08b0f76cb597ada3","after":"52fc033bf5c096ac14af688a8ae537274d60274d","ref":"refs/heads/master","pushedAt":"2024-08-19T15:12:48.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #599 from trabucayre/sipeed_tang_gw5A_SDRAM\n\nSipeed tang gw5 a sdram","shortMessageHtmlLink":"Merge pull request #599 from trabucayre/sipeed_tang_gw5A_SDRAM"}},{"before":"81209b9fd10e40b4ce7f1a98a4b25d6569a78fc8","after":"a9504502fecd91239772f18d08b0f76cb597ada3","ref":"refs/heads/master","pushedAt":"2024-08-19T15:11:37.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"Merge pull request #598 from malled2002/fix-enclustra-kx2\n\nenclustra mercury kx2+: fix pinnumber on connector C","shortMessageHtmlLink":"Merge pull request #598 from malled2002/fix-enclustra-kx2"}},{"before":"938bf8b3a63b54e25436182bbd45aab53d783c62","after":"81209b9fd10e40b4ce7f1a98a4b25d6569a78fc8","ref":"refs/heads/master","pushedAt":"2024-07-22T13:28:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"platforms/enclustra_mercury_xu8_pe3: Revert to VivadoProgrammer since OpenFPGALoader is not albe to load bitstream correctly if FPGA is not already configured.","shortMessageHtmlLink":"platforms/enclustra_mercury_xu8_pe3: Revert to VivadoProgrammer since…"}},{"before":"ab732011b32ff8ecf563cf769359158007a1280e","after":"938bf8b3a63b54e25436182bbd45aab53d783c62","ref":"refs/heads/master","pushedAt":"2024-07-22T13:18:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"trabucayre","name":"Gwenhael Goavec-Merou","path":"/trabucayre","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6585129?s=80&v=4"},"commit":{"message":"targets/lattice_certuspro_nx_xx,targets/lattice_crosslink_nx_xxx: pass platform to NXOSCA CTOR","shortMessageHtmlLink":"targets/lattice_certuspro_nx_xx,targets/lattice_crosslink_nx_xxx: pas…"}},{"before":"5d4ebeb09c7fb075b615ec56efe42320eff3b442","after":"ab732011b32ff8ecf563cf769359158007a1280e","ref":"refs/heads/master","pushedAt":"2024-07-22T12:49:07.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"trabucayre","name":"Gwenhael Goavec-Merou","path":"/trabucayre","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6585129?s=80&v=4"},"commit":{"message":"plaforms/lattice_certuspro_nx_xx: SPI_MASTER_PORT disabled (required to have access to the flash), added default clk period constraints","shortMessageHtmlLink":"plaforms/lattice_certuspro_nx_xx: SPI_MASTER_PORT disabled (required …"}},{"before":"f844d06da223b06cf7b13e4228937a0fe8955f76","after":"5d4ebeb09c7fb075b615ec56efe42320eff3b442","ref":"refs/heads/master","pushedAt":"2024-07-22T09:40:41.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"targets: Add initial Enclustra Mercury+ XU8/PE3 target with DRAM and PCIe.","shortMessageHtmlLink":"targets: Add initial Enclustra Mercury+ XU8/PE3 target with DRAM and …"}},{"before":"6d3c87a6f7489ee8821e56c58f5efe134a846433","after":"f844d06da223b06cf7b13e4228937a0fe8955f76","ref":"refs/heads/master","pushedAt":"2024-07-19T13:43:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"enjoy-digital","name":null,"path":"/enjoy-digital","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1450143?s=80&v=4"},"commit":{"message":"targets/litex_acorn_baseboard_mini: Add detect_ftdi_chip method since newer batch of baseboard is mounted with FTDI ft4232 chips.\n\nFT2232 and FT4232 chips are footprint compatible but still need to be handled differently from software.","shortMessageHtmlLink":"targets/litex_acorn_baseboard_mini: Add detect_ftdi_chip method since…"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yMFQxMToxMDowMi4wMDAwMDBazwAAAAS73btB","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yMFQxMToxMDowMi4wMDAwMDBazwAAAAS73btB","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNy0xOVQxMzo0Mzo0NS4wMDAwMDBazwAAAASD9yC_"}},"title":"Activity · litex-hub/litex-boards"}