Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Concept for variables that are input and output #10

Open
chrbertsch opened this issue Feb 6, 2023 · 1 comment
Open

Concept for variables that are input and output #10

chrbertsch opened this issue Feb 6, 2023 · 1 comment
Assignees
Labels
clarify Issue needs some further clarification. common Issue within the common part of the specification that is not directly related to a specific bus

Comments

@chrbertsch
Copy link
Collaborator

citing from: https://github.com/modelica/fmi-design/tree/master/Meetings/2023/2023-01-17-FMI-Design-Webmeeting

Clocked variables: input and output?
Pierre: not possible in FMI 3
Andreas: We need two variables. We need an issue for this.
Christian: is this not a special kind of terminal?
Pierre: might be similar for acausal connections? We could look for a general solution

Currently https://github.com/modelica/fmi-ls-bus/blob/main/docs/2____common_concepts.adoc reads:

If an FMU represents network nodes that are both sender and receiver of a signal, the receiver role will be removed from the FMU interface to allow the signals to have a unique role as output and the reading of such outputs must be handled internally to the FMU.
[The FMI standard requires a variable to be either input or output.]
TODO: is this correct? does that also work for network simulations? how else to solve this unique-variable-name requirement?
@chrbertsch
Copy link
Collaborator Author

Is this problem in the high cut not similar to the Tx / Rx approach in the low cut?
Do we need a duplication of variables (one input and one output, e.g., SignalName_IN, SignalName_OUT, or Signalanme_Tx, SignalName_Rx?)

@bmenne-dspace bmenne-dspace added common Issue within the common part of the specification that is not directly related to a specific bus clarify Issue needs some further clarification. labels Sep 12, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
clarify Issue needs some further clarification. common Issue within the common part of the specification that is not directly related to a specific bus
Projects
None yet
Development

No branches or pull requests

4 participants