{"payload":{"header_redesign_enabled":false,"results":[{"id":"429989346","archived":false,"color":"#b2b7f8","followers":5,"has_funding_file":false,"hl_name":"ndyashas/Salaga-RV","hl_trunc_description":"Simple RISC-V CPUs running a baremental ray-tracer program.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":429989346,"name":"Salaga-RV","owner_id":33388802,"owner_login":"ndyashas","updated_at":"2023-01-13T09:18:27.108Z","has_issues":true}},"sponsorable":false,"topics":["cpu","riscv","verilog","risc-v","baremetal","rv32i","verilator","single-cycle","cpu-simulation","5-stage-pipeline","jala","baremetal-programming","eka","5-stages-pipeline"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":86,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Andyashas%252FSalaga-RV%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/ndyashas/Salaga-RV/star":{"post":"vUt2XUnT6HjY50cT0Kkz5XU9L5E_3p2tAeDrWpHKnczPywHwnQnW6G6ODFQxP6Fn6BawQs7juYxlMG59HExnDQ"},"/ndyashas/Salaga-RV/unstar":{"post":"yab6GQRcSz9m1lPlrtSM68bu72SQKBeGOwo5n-ZIu0FCepk83-_DQAum0mzsABfmDGqx19kVIAozkD4uGMVRKA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"zUhjri-Gu4bd7eZOkce-lxZA4jxQuvrMVt2ONg51brIYIKaRBAeEW5ZjVGLQcbK9BeXUv7YP7Ovh2v6DhqEbmQ"}}},"title":"Repository search results"}