-
Notifications
You must be signed in to change notification settings - Fork 0
/
icestick.pcf
141 lines (131 loc) · 3.79 KB
/
icestick.pcf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
# -----------------------------------------------------------------------------
#- Icestick constraint file (.pcf)
#- By Juan Gonzalez (Obijuan)
#- April - 2016
#- GPL license
# -----------------------------------------------------------------------------
# -- Pinout: http://www.pighixxx.com/test/2016/02/icestick-pinout/
# -- Guide: https://github.com/Obijuan/open-fpga-verilog-tutorial/blob/master/tutorial/doc/icestickusermanual.pdf
# -- Icestick leds map
#
# D1
# D4 D5 D2
# D3
#
# -- D1-D4: Red leds
# -- D5: green led
# ------------ LEDS ----------------------------------------------------------
#set_io LED[4] 99
set_io Sum[3] 98
set_io Sum[2] 97
set_io Sum[1] 96
set_io Sum[0] 95
# ------------ IrDA ----------------------------------------------------------
#set_io --warn-no-port IrDA_TX 105
#set_io --warn-no-port IrDA_RX 106
#-- SD = 0, enable IrDA
#set_io --warn-no-port SD 107
# ------------ PMOD connector ------------------------------------------------
#
# Pmod standar numeration (Oriented according the icestick, with the
# usb connector pointing to the left and IRda to the right)
#
# --------
# | 12 6 |
# | 11 5 |
# | 10 4 |
# | 9 3 |
# | 8 2 |
# | 7 1 | <
# --------
#
# FPGA pins:
#
# ----------
# | 3V3 3V3 |
# | GND GND |
# | 91 81 |
# | 90 80 |
# | 88 79 |
# | 87 78 | <
# ----------
#
set_io --warn-no-port A[3] 78
set_io --warn-no-port A[2] 79
set_io --warn-no-port A[1] 80
set_io --warn-no-port A[0] 81
set_io --warn-no-port B[3] 87
set_io --warn-no-port B[2] 88
set_io --warn-no-port B[1] 90
set_io --warn-no-port B[0] 91
# ------------------------ EXPANSION I/O ------------------------------------
#
# -- Numeration
#
# Top Row (TR):
# v
# --------------------------------
# | 10 9 8 7 6 5 4 3 2 1 |
# --------------------------------
#
# Bottom Row (BR):
#
# v
# --------------------------------
# | 10 9 8 7 6 5 4 3 2 1 |
# --------------------------------
#
# --- FPGA pins
#
# Top Row (TR)
# v
# --------------------------------------------------
# | 119 118 117 116 115 114 113 112 GND 3v3 |
# --------------------------------------------------
#
#
# Bottom Row (BR)
#
# v
# -------------------------------------------------
# | 44 45 47 48 56 60 61 62 GND 3v3 |
# -------------------------------------------------
#
# -- Top Row
#set_io --warn-no-port TR3 112
#set_io --warn-no-port TR4 113
#set_io --warn-no-port TR5 114
#set_io --warn-no-port TR6 115
#set_io --warn-no-port TR7 116
#set_io --warn-no-port TR8 117
#set_io --warn-no-port TR9 118
#set_io --warn-no-port TR10 119
#
# -- Bottom Row
#set_io --warn-no-port BR3 62
#set_io --warn-no-port BR4 61
#set_io --warn-no-port BR5 60
#set_io --warn-no-port BR6 56
#set_io --warn-no-port BR7 48
#set_io --warn-no-port BR8 47
#set_io --warn-no-port BR9 45
#set_io --warn-no-port BR10 44
# -------------------------- SYSTEM CLOCK ------------------------------------
#set_io --warn-no-port CLK 21
# -------------------------- FTDI --------------------------------------------
# --- FTDI 0:
#set_io --warn-no-port RES 66
#set_io --warn-no-port DONE 65
#set_io --warn-no-port SS 71
#set_io --warn-no-port MISO 67
#set_io --warn-no-port MOSI 68
#set_io --warn-no-port SCK 70
#
# --- FTDI 1: (Serial port)
#set_io --warn-no-port DCD 1
#set_io --warn-no-port DSR 2
#set_io --warn-no-port DTR 3
#set_io --warn-no-port CTS 4
#set_io --warn-no-port RTS 7
#set_io --warn-no-port TX 8
#set_io --warn-no-port RX 9