This repository has been archived by the owner on Oct 4, 2022. It is now read-only.
forked from sim-/tgy
-
Notifications
You must be signed in to change notification settings - Fork 0
/
tbs.inc
80 lines (68 loc) · 1.71 KB
/
tbs.inc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
;*****************************************
;* TBS ESC *
;* 2013-03-27 *
;* Fuses should be lfuse=0x3f hfuse=0xca *
;*****************************************
.equ F_CPU = 16000000
.equ USE_INT0 = 0
.equ USE_I2C = 0
.equ USE_UART = 1
.equ USE_ICP = 1
.equ DEAD_LOW_NS = 400
.equ DEAD_HIGH_NS = 400
.equ CHECK_HARDWARE = 1
;*********************
; PORT B definitions *
;*********************
;.equ = 7
;.equ = 6
;.equ = 5 (sck)
;.equ = 4 (miso)
;.equ = 3 (mosi)
;.equ = 2
;.equ = 1
.equ rcp_in = 0 ;i r/c pulse input
.equ INIT_PB = 0
.equ DIR_PB = 0
;*********************
; PORT C definitions *
;*********************
.equ mux_b = 7 ; ADC7
.equ mux_a = 6 ; ADC6
.equ BpFET = 5 ; ADC5/SCL
.equ AnFET = 4 ; ADC4/SDA
;.equ = 3 ; ADC3
.equ mux_voltage = 2 ; ADC2 voltage input (18k from Vbat, 3.3k to gnd, 10.10V -> 1.565V at ADC7)
;.equ = 1 ; ADC1 phase input
.equ mux_c = 0 ; ADC0 phase input
.equ O_POWER = 180
.equ O_GROUND = 33
.equ INIT_PC = (1<<BpFET)
.equ DIR_PC = (1<<AnFET)+(1<<BpFET)
.equ BpFET_port = PORTC
.equ AnFET_port = PORTC
;*********************
; PORT D definitions *
;*********************
;.equ = 7 (comparator AN1)
;.equ sense_star = 6 (comparator AN0)
.equ ApFET = 5
.equ CnFET = 4
.equ CpFET = 3
.equ BnFET = 2
.equ txd = 1
.equ rxd = 0
.equ INIT_PD = (1<<ApFET)+(1<<CpFET)+(1<<txd)
.equ DIR_PD = (1<<ApFET)+(1<<CnFET)+(1<<CpFET)+(1<<BnFET)+(1<<txd)
.equ ApFET_port = PORTD
.equ CnFET_port = PORTD
.equ CpFET_port = PORTD
.equ BnFET_port = PORTD
.MACRO RED_on
.ENDMACRO
.MACRO RED_off
.ENDMACRO
.MACRO GRN_on
.ENDMACRO
.MACRO GRN_off
.ENDMACRO