A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
-
Updated
Apr 23, 2024 - C++
#
intel-fpga
Here are 24 public repositories matching this topic...
Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
-
Updated
Nov 14, 2021 - C++
🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
linux fpga build-automation intel build-system armv7 embedded-linux cyclone-v de10nano socfpga intel-fpga de10-nano arm-cortex-a9 de10-standard arria10 intel-soc-fpgas fpga-configuration soc-fpga-linux fpga-fabric
-
Updated
Oct 18, 2021 - Python
Verilog code to replace the Commodore SDMAC found in the A3000
-
Updated
Dec 8, 2024 - Verilog
SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)
linux fpga python-script intel bootloader altera can-bus fpga-soc embedded-linux quartus-prime intel-fpga altera-fpga hps fpga-configuration soc-fpga fpga-fabric mapping-hps-peripherals rsyocto
-
Updated
Jun 9, 2021 - Verilog
Yocto Project BSP meta-layer for Intel (ALTERA) SoC-FPGAs (SoCFPGA) - with step by step guide
linux-distribution yocto-layer altera yocto-meta development-tools cyclone-v intel-fpga arria-v arria10 intel-soc-fpgas fpga-configuration soc-fpga soc-fpga-linux fpga-fabric bsp-layer rsyocto
-
Updated
May 23, 2024 - BitBake
-
Updated
Sep 15, 2021 - Python
IntelFPGA configuration & Avalon-MM access library for FlashAir
-
Updated
Aug 6, 2019 - Lua
Demonstration how to build a Management Web interface to interact with the FPGA fabric and change the FPGA configuration with the Django Framework
django django-framework adc altera sensor-data cyclone-v de10nano intel-fpga de10-nano de10-standard fpga-configuration soc-fpga fpga-data fpga-fabric rsyocto
-
Updated
Jun 27, 2021 - Python
High-Level Synthesis with Partial Evaluation
-
Updated
Sep 29, 2022 - CMake
A Comprehensive Dataflow Compiler for High-Level Synthesis
fpga hls image-processing high-performance-computing dataflow xilinx-fpga high-level-synthesis intel-fpga xrt vitis
-
Updated
Nov 8, 2024 - CMake
Script to build the bootloader (u-boot) and bring all components to a bootable image for Intel (ALTERA) SoC-FPGAs
build-automation linux-distribution u-boot quartus-prime cyclone-v sd-card-image intel-fpga arria10 soc-fpgas soc-eds
-
Updated
Jun 4, 2024 - Python
Automatically create a NIOS II Eclipse Project with the latest FreeRTOS Version, the Intel hwlib and more...
c eclipse python-script intel freertos cyclone-v quartus intel-fpga max10 nios-ii arria-v arria10 intel-quartus-prime soc-fpga custom-eclipse
-
Updated
Jun 27, 2021 - C
Source Code of Yocto Layer for accessing FPGA Manager of the Intel (ALTERA) Arria 10 SX SoCFPGA
-
Updated
Jun 27, 2021 - C++
Source Code of Yocto Layer for accessing FPGA Manager of the Intel (ALTERA) Cyclone V SoCFPGA
-
Updated
Jan 5, 2024 - C
Fletcher Open Programmable Acceleration Engine platform support
-
Updated
Sep 3, 2024 - C
Load vs Store comparison on Intel FPGA using oneAPI
-
Updated
Jul 4, 2024 - C++
SoC and Embedded Linux
-
Updated
Nov 22, 2024 - JavaScript
FTDI-based JTAG Programmer for FPGAs
-
Updated
Nov 30, 2024
OpenCL wrapper for Intel's unique chip ID function built for the Cyclone V chip on the DE1-SoC board
-
Updated
May 6, 2019 - C++
Improve this page
Add a description, image, and links to the intel-fpga topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the intel-fpga topic, visit your repo's landing page and select "manage topics."