【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
-
Updated
Jul 12, 2020 - Coq
#
sdram-controller
Here are 17 public repositories matching this topic...
SDRAM controller optimized to a memory bandwidth of 316MB/s
-
Updated
Aug 16, 2021 - Verilog
A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
-
Updated
Jul 8, 2021 - Verilog
Simple SDRAM Controller for DE10-Lite.
-
Updated
Jan 20, 2019 - Verilog
SDRAM Controller, written by SystemVerilogHDL, supporting passing parameters including CAS Latency(CL), burst mode enable and burst length, using writing and reading control signal as request/response handshake bus protocol
-
Updated
Jul 1, 2022 - HTML
Verilog HDL implementation of SDRAM controller and SDRAM model
-
Updated
Jun 19, 2024 - Verilog
Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller
-
Updated
Oct 30, 2017 - Verilog
SDRAM Tester implemented in FPGA
-
Updated
May 1, 2021 - VHDL
Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
python flash makefile verification uart risc testbench sdram sdram-controller cocotb cocotb-testing design-verification
-
Updated
Oct 15, 2023 - Verilog
A HDL SDRAM controller designed for retro hardware and FPGAs
-
Updated
Jun 25, 2023 - SystemVerilog
The Enhanced SRAM Controller handles secure, efficient memory operations with features like burst mode, error correction, power-saving, and clock domain crossing. It’s perfect for applications requiring robust and reliable memory handling.
memory verilog sram memory-management vivado questasim sdram sdram-controller memory-controller verilog-project vlsi-design sram-controller sram-controller-advanced sram-features-power-security-brust verlog-hdl enhanched-sram-controller
-
Updated
Oct 21, 2024 - Verilog
SDR SDRAM Controller with Avalon-MM bus; [Bugged, deprecated]
-
Updated
Apr 11, 2022 - Verilog
High-Speed SystemVerilog SDRAM Controller
-
Updated
Jan 27, 2024 - SystemVerilog
🛠 A SDRAM controller in Verilog HDL
-
Updated
Mar 21, 2022 - Verilog
Overview: The goal of this project is to design an SDRAM controller that allows SDRAM memory to be interfaced with a microprocessor having only asynchronous memory support. There is no requirement to build the hardware, but a complete written report containing schematics and theory of operation is required
-
Updated
Oct 10, 2020
Improve this page
Add a description, image, and links to the sdram-controller topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the sdram-controller topic, visit your repo's landing page and select "manage topics."