Code generation tool for control and status registers
asic fpga vhdl eda rtl verilog csr systemverilog soc uvm ral axi amba apb register-descriptions wishbone-bus uvm-ral-model uvm-register-model wiki-documents
-
Updated
Nov 28, 2024 - Ruby