{"payload":{"header_redesign_enabled":false,"results":[{"id":"259958396","archived":false,"color":"#adb2cb","followers":12,"has_funding_file":false,"hl_name":"ugoleone/zedboard_image_processing_pipeline","hl_trunc_description":"FPGA based image processing pipeline using zedboard, able to accelerate openCV functions","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":259958396,"name":"zedboard_image_processing_pipeline","owner_id":27442885,"owner_login":"ugoleone","updated_at":"2020-04-29T18:27:41.740Z","has_issues":true}},"sponsorable":false,"topics":["opencv","computer-vision","hls","image-processing","xilinx","vivado","fpga-soc","zedboard","hls-video","ov7670","xfopencv"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":59,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Augoleone%252Fzedboard_image_processing_pipeline%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/ugoleone/zedboard_image_processing_pipeline/star":{"post":"ucmhLlja-zdZZFALyOX08pFt1nrb1HgNhzjlWP_gVNJsWNDt8FW4Q5GXuL7pEQzpbajnjXi0NS9gJ0pUaxfBnQ"},"/ugoleone/zedboard_image_processing_pipeline/unstar":{"post":"Npzap1fIoelHrHsB7azW2nMkuVOrdJswwy51lLpA8huZh5B2P2qTXDWYBzLjat78nn0VQJ1fJpKQ0ElUtHFC8Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"O01ypdhDZZ4xWnHiQgR1-_Vnb3Chjcv68J5LJh8md3GKpMCINlPJu9OjdHQPalIba-W30JDp0UlVa7ukRmRmQg"}}},"title":"Repository search results"}