Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Performance limiting is sometimes too harsh #13

Open
llysdal opened this issue Mar 5, 2021 · 0 comments
Open

Performance limiting is sometimes too harsh #13

llysdal opened this issue Mar 5, 2021 · 0 comments
Labels
improvement Something could be done a little better

Comments

@llysdal
Copy link
Member

llysdal commented Mar 5, 2021

FPGAs limit performance based on average server time (rolling average). This works fine for the most of the time, but servers can spike for some time, crashing FPGAs because they suddenly use up 3 to 5 times more server time per second.

I believe this is the reason E2 limits based on OPS, maybe something similar could be done here? Limit based on 'gate calculations' (each node being processed would be one calculation, even if the input hasn't arrived yet)
@llysdal llysdal added the improvement Something could be done a little better label Mar 5, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
improvement Something could be done a little better
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@llysdal