{"payload":{"header_redesign_enabled":false,"results":[{"id":"387694296","archived":false,"color":"#f34b7d","followers":32,"has_funding_file":false,"hl_name":"wyvernSemi/riscV","hl_trunc_description":"Open source ISS and logic RISC-V 32 bit project","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":387694296,"name":"riscV","owner_id":21970031,"owner_login":"wyvernSemi","updated_at":"2024-07-18T14:23:57.867Z","has_issues":true}},"sponsorable":false,"topics":["linux","c-plus-plus","fpga","processor","iss","embedded-systems","verilog","cpu-model","risc-v","soft-core","32-bit","risc-processor","co-simulation"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":104,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AwyvernSemi%252FriscV%2B%2Blanguage%253AC%252B%252B","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/wyvernSemi/riscV/star":{"post":"-KDzqacVUwJjEzb_H7xhjBfJFAvaaBRi4eL4OsXR3t3nUVMlX_u0wQpRPlEJQyA1oxYZEXoEasqObZF5bfq6kg"},"/wyvernSemi/riscV/unstar":{"post":"GJyvDpnnyzhzVoQPxyXpuEn6NX5YC8c7stbnuVS68WLUMKwaBoZhOtq7ofeIXKjX7YcG5A22arkGjK_b0a0zJQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"w1_dpCwrOKKMWN83crwitUJjdn3gP9gLKwKWE5VNw56ZKji2LVnT8xMgzWm_fICq2DP8pCF67vUBZsWxJEnscw"}}},"title":"Repository search results"}