From 16c61ca424d20ca6f3952588dbf6d783f045ce67 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Gu=C3=B0ni=20M=C3=A1r=20Gilbert?= <gudni.m.g@gmail.com>
Date: Sat, 24 Apr 2021 09:53:40 +0000
Subject: [PATCH] dts: arm: st: Add SOC support for STM32G483
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

This commit adds SOC support for STM32G483 MCUs

Signed-off-by: Guðni Már Gilbert <gudni.m.g@gmail.com>
---
 dts/arm/st/g4/stm32g483.dtsi                  | 26 +++++++++++++++++++
 dts/arm/st/g4/stm32g483Xe.dtsi                | 22 ++++++++++++++++
 .../stm32g4/Kconfig.defconfig.stm32g483xx     | 14 ++++++++++
 soc/arm/st_stm32/stm32g4/Kconfig.soc          |  3 +++
 4 files changed, 65 insertions(+)
 create mode 100644 dts/arm/st/g4/stm32g483.dtsi
 create mode 100644 dts/arm/st/g4/stm32g483Xe.dtsi
 create mode 100644 soc/arm/st_stm32/stm32g4/Kconfig.defconfig.stm32g483xx

diff --git a/dts/arm/st/g4/stm32g483.dtsi b/dts/arm/st/g4/stm32g483.dtsi
new file mode 100644
index 00000000000000..475c89518b8f1d
--- /dev/null
+++ b/dts/arm/st/g4/stm32g483.dtsi
@@ -0,0 +1,26 @@
+/*
+ * Copyright (c) 2021 Guðni Már Gilbert
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <st/g4/stm32g4.dtsi>
+
+/ {
+	soc {
+		dma1: dma@40020000 {
+			interrupts = <11 0 12 0 13 0 14 0 15 0 16 0 17 0 96 0>;
+			dma-requests = <8>;
+		};
+
+		dma2: dma@40020400 {
+			interrupts = <56 0 57 0 58 0 59 0 60 0 97 0 98 0 99 0>;
+			dma-requests = <8>;
+			dma-offset = <8>;
+		};
+
+		dmamux1: dmamux@40020800 {
+			dma-channels = <16>;
+		};
+	};
+};
diff --git a/dts/arm/st/g4/stm32g483Xe.dtsi b/dts/arm/st/g4/stm32g483Xe.dtsi
new file mode 100644
index 00000000000000..d415feaccf3fc3
--- /dev/null
+++ b/dts/arm/st/g4/stm32g483Xe.dtsi
@@ -0,0 +1,22 @@
+/*
+ * Copyright (c) 2021 Guðni Már Gilbert
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <mem.h>
+#include <st/g4/stm32g483.dtsi>
+
+/ {
+	sram0: memory@20000000 {
+		reg = <0x20000000 DT_SIZE_K(128)>;
+	};
+
+	soc {
+		flash-controller@40022000 {
+			flash0: flash@8000000 {
+				reg = <0x08000000 DT_SIZE_K(512)>;
+			};
+		};
+	};
+};
diff --git a/soc/arm/st_stm32/stm32g4/Kconfig.defconfig.stm32g483xx b/soc/arm/st_stm32/stm32g4/Kconfig.defconfig.stm32g483xx
new file mode 100644
index 00000000000000..5564372b3bbe5e
--- /dev/null
+++ b/soc/arm/st_stm32/stm32g4/Kconfig.defconfig.stm32g483xx
@@ -0,0 +1,14 @@
+# STMicroelectronics STM32G483XX MCU
+
+# Copyright (c) 2021 Guðni Már Gilbert
+# SPDX-License-Identifier: Apache-2.0
+
+if SOC_STM32G483XX
+
+config SOC
+	default "stm32g483xx"
+
+config NUM_IRQS
+	default 102
+
+endif # SOC_STM32G483XX
diff --git a/soc/arm/st_stm32/stm32g4/Kconfig.soc b/soc/arm/st_stm32/stm32g4/Kconfig.soc
index e27e6c0bf5c34b..9868522fc31131 100644
--- a/soc/arm/st_stm32/stm32g4/Kconfig.soc
+++ b/soc/arm/st_stm32/stm32g4/Kconfig.soc
@@ -22,6 +22,9 @@ config SOC_STM32G473XX
 config SOC_STM32G474XX
 	bool "STM32G474XX"
 
+config SOC_STM32G483XX
+	bool "STM32G483XX"
+
 config SOC_STM32G484XX
 	bool "STM32G484XX"