Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fixing docs and spacing #1645

Open
wants to merge 3 commits into
base: develop
Choose a base branch
from
Open

Fixing docs and spacing #1645

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
b80e7cb
Fixing docs and spacing
Aug 22, 2023
6fe96e8
Update mpu_armv8.h
M-Plichta Aug 22, 2023
6e4663f
Update mpu_armv8.h
M-Plichta Aug 22, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 5 additions & 5 deletions CMSIS/Core/Include/mpu_armv8.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,8 +1,8 @@
/******************************************************************************
* @file mpu_armv8.h
* @brief CMSIS MPU API for Armv8-M and Armv8.1-M MPU
* @version V5.9.0
* @date 11. April 2023
* @version V5.9.1
* @date 22. August 2023
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please change to 2024.

******************************************************************************/
/*
* Copyright (c) 2017-2022 Arm Limited. All rights reserved.
Expand Down Expand Up @@ -32,10 +32,10 @@
#define ARM_MPU_ARMV8_H

/** \brief Attribute for device memory (outer only) */
#define ARM_MPU_ATTR_DEVICE ( 0U )
#define ARM_MPU_ATTR_DEVICE ( 0U )

/** \brief Attribute for non-cacheable, normal memory */
#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U )
#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U )

/** \brief Attribute for Normal memory, Outer and Inner cacheability.
* \param NT Non-Transient: Set to 1 for Non-transient data. Set to 0 for Transient data.
Expand Down Expand Up @@ -95,7 +95,7 @@
#define ARM_MPU_ATTR(O, I) ((((O) & 0xFU) << 4U) | ((((O) & 0xFU) != 0U) ? ((I) & 0xFU) : (((I) & 0x3U) << 2U)))

/* \brief Specifies MAIR_ATTR number */
#define MAIR_ATTR(x) ((x > 7 || x < 0) ? 0 : x)
#define MAIR_ATTR(x) ((x > 7 || x < 0) ? 0 : x)

/**
* Shareability
Expand Down
6 changes: 3 additions & 3 deletions CMSIS/DoxyGen/Core/src/Ref_MPU8.txt
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -33,10 +33,10 @@ int main()
*/

/** \brief Attribute for device memory (outer only) */
#define ARM_MPU_ATTR_DEVICE ( 0U )
#define ARM_MPU_ATTR_DEVICE ( 0U )

/** \brief Attribute for non-cacheable, normal memory */
#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U )
#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U )

/** \brief Attribute for Normal memory, Outer and Inner cacheability.
* \param NT Non-Transient: Set to 1 for Non-transient data. Set to 0 for Transient data.
Expand Down Expand Up @@ -172,7 +172,7 @@ typedef struct {
\brief Read MPU Type Register
\return Number of MPU regions
*/
__STATIC_INLINE uint32_t ARM_MPU_TYPE()
__STATIC_INLINE uint32_t ARM_MPU_TYPE(void);

/** Enable the MPU.
* \param MPU_Control Default access permissions for unconfigured regions.
Expand Down
Loading