Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Mellanox] Update pcie yaml file for SN5600 and SN5400 #53

Closed
wants to merge 1 commit into from
Closed

[Mellanox] Update pcie yaml file for SN5600 and SN5400 #53

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 0 additions & 6 deletions device/mellanox/x86_64-nvidia_sn5400-r0/pcie.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -56,12 +56,6 @@
fn: '2'
id: a36f
name: 'RAM memory: Intel Corporation Cannon Lake PCH Shared SRAM (rev 10)'
- bus: '00'
dev: '15'
fn: '0'
id: a368
name: 'Serial bus controller [0c80]: Intel Corporation Cannon Lake PCH Serial IO
I2C Controller #0 (rev 10)'
- bus: '00'
dev: '16'
fn: '0'
Expand Down
8 changes: 1 addition & 7 deletions device/mellanox/x86_64-nvidia_sn5600-r0/pcie.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
##
## Copyright (c) 2022 NVIDIA CORPORATION & AFFILIATES.
## Copyright (c) 2022-2024 NVIDIA CORPORATION & AFFILIATES.
## Apache-2.0
##
## Licensed under the Apache License, Version 2.0 (the "License");
Expand Down Expand Up @@ -56,12 +56,6 @@
fn: '2'
id: a36f
name: 'RAM memory: Intel Corporation Cannon Lake PCH Shared SRAM (rev 10)'
- bus: '00'
dev: '15'
fn: '0'
id: a368
name: 'Serial bus controller [0c80]: Intel Corporation Cannon Lake PCH Serial IO
I2C Controller #0 (rev 10)'
- bus: '00'
dev: '16'
fn: '0'
Expand Down