Simple Tomasulo based processor back-end using VHDL.
Replaced register renaming with reorder buffer.
Developed with Xilinx ISE Design Suite.
This repository has been archived by the owner on Apr 19, 2021. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 0
Manwlis/Tomasulo-based-processor-back-end-v3
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Simple Tomasulo based processor back-end using VHDL. HRY415-project-3