Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix: Remove latency iterations from write cache hit/miss scenario tests #3043

Merged
merged 2 commits into from
Nov 16, 2023

Commits on Nov 14, 2023

  1. Fix: Remove latency iterations from write cache hit/miss scenario tests

       - CXL host exerciser Remove latency iterations tests from write cache hit/miss scenario
       - Remove Bandwidth calculation and output in Read cache hit/miss scenario
    
    Signed-off-by: anandaravuri <ananda.ravuri@intel.com>
    anandaravuri committed Nov 14, 2023
    Configuration menu
    Copy the full SHA
    a0d1c15 View commit details
    Browse the repository at this point in the history

Commits on Nov 15, 2023

  1. Configuration menu
    Copy the full SHA
    dbc23bc View commit details
    Browse the repository at this point in the history