Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

fix:set continuous mode bit for write hit/miss cases tests #3062

Merged
merged 2 commits into from
Dec 18, 2023
Merged

fix:set continuous mode bit for write hit/miss cases tests #3062

merged 2 commits into from
Dec 18, 2023

Commits on Dec 15, 2023

  1. fix:set continuous mode bit for write hit/miss cases tests 

     CXL HE write hit/miss cases, sets continuous mode bit in rd_cfg instead of wr_cfg.
 set continuous mode bit write hit/miss case tests.

 Forced stop  control register ResetL bit is low causes timeout failures
 set ResetL too high for forced stop

Signed-off-by: anandaravuri <ananda.ravuri@intel.com>
    @anandaravuri
    anandaravuri committed Dec 15, 2023
    Configuration menu
    Copy the full SHA
    9b86e47 View commit details
    Browse the repository at this point in the history

  2. Merge branch 'master' into aravuri/fix_contmode

    @anandaravuri
    anandaravuri authored Dec 15, 2023
    Configuration menu
    Copy the full SHA
    dc5efc5 View commit details
    Browse the repository at this point in the history