Computer Architecture Verlog Project of pipelined simplified risc v processor along with various labs of the course Credits Shehryar Mughal, Rayyan ul Haq