[META] prep for R48 (#296)

X16Community · Sep 6, 2024 · 4a2ea31 · 4a2ea31
1 parent 0cc5efe
commit 4a2ea31
Show file tree

Hide file tree

Showing 2 changed files with 4 additions and 3 deletions.
diff --git a/RELEASES.md b/RELEASES.md
@@ -5,7 +5,7 @@
 
 ## Releases
 
-### Prerelease R48
+### Release R48 ("Cadmium")
 
 * Features/Fixes
 	* Emulated VERA SPI clock has been updated to half of the VERA clock speed rather than the CPU clock.
@@ -20,6 +20,7 @@
 	* 65C816: Fixed stack relative indirect address calulation wrongly using the direct page [Fulgen301]
 	* 65C816: high bytes of .X and .Y are now cleared when PLP or RTI set x=1 [cnelson20]
 	* 65C816: PEI no longer does improper page wraparound, `[dp]` indirect modes now properly read the address. [Fulgen301]
+	* More changes in the [ROM](https://github.com/X16Community/x16-rom/tree/r48#release-48-cadmium).
 
 ### Release 47 ("Roswell")
 

diff --git a/src/version.h b/src/version.h
@@ -3,5 +3,5 @@
 // All rights reserved. License: 2-clause BSD
 
 #define VER "48"
-#define VER_NAME "next"
-#define VER_INFO "### Prerelease 48 (\"next\")"
+#define VER_NAME "Cadmium"
+#define VER_INFO "### Release 48 (\"Cadmium\")"