Skip to content
View Yellowflash-070's full-sized avatar

Block or report Yellowflash-070

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 4bitRCA180nm 4bitRCA180nm Public

    Performance Analysis of a 4-bit Ripple Carry Adder (RCA) formed using Static CMOS, Transmission Gate, NMOS Pass Transistor Logic at gpdk 180nm Technology node.

    1

  2. Digitalclock12Hr Digitalclock12Hr Public

    A 12 Hour Digital Clock Implemented on Nexys4 DDR FPGA board using Verilog HDL.

    1

  3. Chess-Clock Chess-Clock Public

    A two player digital chess clock controller used to keep track of time in hrs:mins:sec taken by each player while making their respective move during the passage of the game.

    1

  4. 32-bit-Signed-Vedic-Multiplier 32-bit-Signed-Vedic-Multiplier Public

    A 32-bit Signed Vedic Multiplier created using Verilog HDL utilising Vedic Mathematic Sutras formed using Carry Lookahead Adders as the basic building blocks.

    Verilog 1

  5. Hardware-Security-on-Memories Hardware-Security-on-Memories Public

    This project is an attempt to develop hardware solutions to enhance the security of semiconductor memories. As part of this, we implement an Analog Hardware Trojan (a type of hardware attack) to st…

    1

  6. Oven-FSM-RTL-to-GDS-II-design-using-Qflow Oven-FSM-RTL-to-GDS-II-design-using-Qflow Public

    RTL to GDS II flow for a custom "Oven FSM" ASIC design utilising Qflow, an Open Source Physical Design toolchain.

    Verilog 1