HCLK. Primary clock pins #263
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
We add the ability to use a direct connection of the clock pins on the chip side with the HCLKs input on the corresponding side for the GW1N-9C. For other chips this standard feature is automatically supported, but 9C is unique - here the wires are renamed. This is not supported on the bottom side of the chip yet and probably won't be in the near future - but this is not a problem since the external clock generator on the Tangnano9k board is connected to the right side of the chip. Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
|
How does this relate to #258 ? |
|
This adds another signal source for the HCLK input MUX and therefore for the primitives that lie behind it, including the CLKDIV2/CLKDIV primitives introduced in the above PR 258. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
We add the ability to use a direct connection of the clock pins on the chip side with the HCLKs input on the corresponding side for the GW1N-9C.
For other chips this standard feature is automatically supported, but 9C is unique - here the wires are renamed.
This is not supported on the bottom side of the chip yet and probably won't be in the near future - but this is not a problem since the external clock generator on the Tangnano9k board is connected to the right side of the chip.