Skip to content
/ RISC-Processor Public

A simple 5-stage pipelined processor following Harvard's architecture. The processor has RISC-like ISA. There are eight 2-byte general-purpose registers, and another three special-purpose registers (Program Counter, Exception Program Counter, Stack Pointer). The memory address space is 1 MB of 16-bit width and is word addressable.

5 stars 3 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

abdullahalshawafi/RISC-Processor

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

153 Commits
.gitignore
.gitignore
 
 
ALU_Integrated.vhd
ALU_Integrated.vhd
 
 
BUFFER.vhd
BUFFER.vhd
 
 
Branch.asm
Branch.asm
 
 
Branch.do
Branch.do
 
 
ControlUnit.vhd
ControlUnit.vhd
 
 
DataMemory.vhd
DataMemory.vhd
 
 
DecodingStage.vhd
DecodingStage.vhd
 
 
FU.vhd
FU.vhd
 
 
FetchStage.do
FetchStage.do
 
 
FetchingStage.vhd
FetchingStage.vhd
 
 
HazardDetectionUnit.vhd
HazardDetectionUnit.vhd
 
 
InstructionMemory.vhd
InstructionMemory.vhd
 
 
MUX_2X1.vhd
MUX_2X1.vhd
 
 
MUX_4x2.vhd
MUX_4x2.vhd
 
 
Memory.asm
Memory.asm
 
 
Memory1.do
Memory1.do
 
 
Memory2.do
Memory2.do
 
 
MemoryStage.do
MemoryStage.do
 
 
MemoryStage.vhd
MemoryStage.vhd
 
 
OneOperand.asm
OneOperand.asm
 
 
OneOperand.do
OneOperand.do
 
 
PC.vhd
PC.vhd
 
 
Processor.cr.mti
Processor.cr.mti
 
 
Processor.do
Processor.do
 
 
Processor.mpf
Processor.mpf
 
 
Processor.vhd
Processor.vhd
 
 
README.md
README.md
 
 
Ram.vhd
Ram.vhd
 
 
Register.vhd
Register.vhd
 
 
RegisterFile.do
RegisterFile.do
 
 
RegisterFile.vhd
RegisterFile.vhd
 
 
SP.vhd
SP.vhd
 
 
TwoOperand.asm
TwoOperand.asm
 
 
TwoOperand.do
TwoOperand.do
 
 
WritebackStage.vhd
WritebackStage.vhd
 
 
adder.vhd
adder.vhd
 
 
assembler.py
assembler.py
 
 
branchMUX.vhd
branchMUX.vhd
 
 
code.txt
code.txt
 
 
executionStage.vhd
executionStage.vhd
 
 
fetch_test.txt
fetch_test.txt
 
 
flagMux.vhd
flagMux.vhd
 
 
flagReg.vhd
flagReg.vhd
 
 
instruction.mem
instruction.mem
 
 
memory_test.asm
memory_test.asm
 
 
processor_test.txt
processor_test.txt
 
 
ram.do
ram.do
 
 
reservedFlagsReg.vhd
reservedFlagsReg.vhd
 
 
test_code.asm
test_code.asm
 
 
test_code.do
test_code.do
 
 

Repository files navigation

RISC-Processor

A simple 5-stage pipelined processor following Harvard's architecture. The processor has RISC-like ISA. There are eight 2-byte general-purpose registers, and another three special-purpose registers (Program Counter, Exception Program Counter, Stack Pointer). The memory address space is 1 MB of 16-bit width and is word addressable.

About

A simple 5-stage pipelined processor following Harvard's architecture. The processor has RISC-like ISA. There are eight 2-byte general-purpose registers, and another three special-purpose registers (Program Counter, Exception Program Counter, Stack Pointer). The memory address space is 1 MB of 16-bit width and is word addressable.

Topics

processor vhdl computer-architecture pipelined-processors

Resources

Readme
Activity

Stars

5 stars

Watchers

1 watching

Forks

3 forks
Report repository

Releases

No releases published

Packages

No packages published

Contributors 4

  •  
  •  
  •  
  •  

Languages