Skip to content
View amrkhaled122's full-sized avatar
2 followers · 0 following

Highlights

  • Pro

Block or report amrkhaled122

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
amrkhaled122/README.md

Hi there 👋

I'm Amr Khaled Abdelbaky, a passionate Computer Science student at AUC with a keen interest in blockchain security and machine learning. I'm on a mission to explore the depths of data science and secure decentralized systems.

  • 🔭 I’m currently diving into security research and ML models.
  • 🌱 I’m continuously learning and expanding my knowledge in cutting-edge technologies and frameworks.
  • 💬 Ask me about blockchain security, decentralized finance, and data science.
  • 📫 Reach me at: amrkhaled122@aucegypt.edu.
  • 🌐 Connect with me on LinkedIn.
  • 📄 View my Resume.

Pinned Loading

  1. bandwhich_OS_project bandwhich_OS_project Public

    Forked from MagdElDinAhmed/bandwhich_OS_project

    Terminal bandwidth utilization tool

    Rust

  2. Outdoor-Air-Temperature-Prediction Outdoor-Air-Temperature-Prediction Public

    Explore the phases of developing a machine learning model for predicting outdoor air temperature. This repo includes data preprocessing, model exploration, optimization, and deployment stages using…

    Jupyter Notebook

  3. Pipelined_RISC-V_Processor Pipelined_RISC-V_Processor Public

    Forked from mohanadabouserie/Pipelined_RISC-V_Processor

    This project involves the implementation of a RISC-V processor on the Nexys A7 trainer kit using Verilog. The processor adheres to the RV32I specifications, supporting all 40 user-level instruction…

    Verilog

  4. Rars-simulator- Rars-simulator- Public

    RARS is the RISC-V Assembler and Runtime System, meaning it will assemble your code as well as run your code in a stimulated enviroment.

    C++

  5. FPGA-calculator FPGA-calculator Public

    Developed a basic FPGA calculator using Verilog HDL, focused on modular design for simple arithmetic operations. Ideal for learning FPGA synthesis.

    Verilog

  6. My_Audit_Reports My_Audit_Reports Public

    This repo is going to contain all my auditing reports and a brief description of each codebase.