Skip to content

Out-of-Order RISC-V Core Design in Behavioral Verilog and RTL

Notifications You must be signed in to change notification settings

arjunr2/core-design

About

Out-of-Order RISC-V Core Design in Behavioral Verilog and RTL

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 64.6%
  • C 18.4%
  • C++ 7.8%
  • Assembly 3.1%
  • Python 3.0%
  • Makefile 1.0%
  • Other 2.1%