MIT EECS 2019 / M.Eng 2020, interested in FPGA design, security, computer architecture, and embedded systems.
- Cambridge, MA
Highlights
- Pro
Pinned Loading
-
FPDJ-Sampler
FPDJ-Sampler PublicSampler component of 6.111 (Introductory Digital Systems Laboratory) final project
Verilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.