This is the final project of this course.
Vertebrate CPU is implemented in Logisim with support for interrupts, I/O operations and more. In its current state, it can handle interrupts from 4 different devices, however, increasing the number of IRQ pins is trivial.
In Verilog, only the Bird CPU is implemented, with a timer module polled using a button instead of hardware interrupts as part of this assignment.