Skip to content
View careylzh's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report careylzh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
careylzh/README.md

Heya 👋

💼 microservices in Java (Spring), TypeScript and databases
❤️ interactive rebasing, squashing commits, cross-device interactions
🎵 Two Door Cinema Club, Lo-fi pop covers, ACDC, Of Monsters and Men, Vulfpeck,

recent: eduTech learning management system(LMS) in prisma with digital ocean for JustAce

Here are some resources I find useful:
https://www.theodinproject.com/paths
https://luyangkenneth.github.io/evolution-of-resumes/
https://www.cscareers.dev/process-tracking/2022-winter-intern
https://www.comp.nus.edu.sg/~vwo/
https://www.levels.fyi/
https://advaypal.com/writes/negotiation/

Pinned Loading

  1. fisec fisec Public

    Finance reporting system developed in Google Apps Scripts and Calendar API

    JavaScript

  2. santababy santababy Public

    Gift Redemption System illustrated in Ajax, Express, TypeORM, PostgreSQL, Docker

    TypeScript

  3. is-it-open-restaurants is-it-open-restaurants Public

    Web App to query Restaurant Opening Hours in React, AWS, Elasticsearch

    JavaScript

  4. 6-sunday-afternoons 6-sunday-afternoons Public

    Arduino Automated Ultrasonic Ball Balancer. Difficulty was in optimising the physical setup and calibrating the motor.

    C++ 1

  5. SCDF_BoA SCDF_BoA Public

    1st Runner-Up in SCDF Innovation Challenge 2018: IoT-powered Breathing Observation Apparatus Prototype for Fire Rescue Operations.

    C++

  6. theSkyIsFalling theSkyIsFalling Public

    FPGA-based Arcade Game via Lucid HDL

    Verilog