Skip to content
Nightly Release

Nightly Release #475

Sign in to view logs

Nightly Release

Nightly Release #475

Manually triggered December 13, 2024 22:20
@nquartonnquarton
⁠ cbd59bf
main
Status Cancelled
Total duration 30s
Artifacts –

nightly-release.yml

on: workflow_dispatch
Find Latest Release
0s
Find Latest Release
FPGA Suite (1.0, etrng, log)  /  check_cache
FPGA Suite (1.0, etrng, log) / check_cache
FPGA Suite (1.0, etrng, nolog)  /  check_cache
FPGA Suite (1.0, etrng, nolog) / check_cache
FPGA Suite (1.0, itrng, log)  /  check_cache
FPGA Suite (1.0, itrng, log) / check_cache
FPGA Suite (1.0, itrng, nolog)  /  check_cache
FPGA Suite (1.0, itrng, nolog) / check_cache
FPGA Suite (1.1, etrng, log)  /  check_cache
FPGA Suite (1.1, etrng, log) / check_cache
FPGA Suite (1.1, etrng, nolog)  /  check_cache
FPGA Suite (1.1, etrng, nolog) / check_cache
FPGA Suite (1.1, itrng, log)  /  check_cache
FPGA Suite (1.1, itrng, log) / check_cache
FPGA Suite (1.1, itrng, nolog)  /  check_cache
FPGA Suite (1.1, itrng, nolog) / check_cache
FPGA Suite (hw-latest, etrng, log)  /  check_cache
FPGA Suite (hw-latest, etrng, log) / check_cache
FPGA Suite (hw-latest, etrng, nolog)  /  check_cache
FPGA Suite (hw-latest, etrng, nolog) / check_cache
FPGA Suite (hw-latest, itrng, log)  /  check_cache
FPGA Suite (hw-latest, itrng, log) / check_cache
FPGA Suite (hw-latest, itrng, nolog)  /  check_cache
FPGA Suite (hw-latest, itrng, nolog) / check_cache
sw-emulator Suite (etrng, log)  /  build_and_test
sw-emulator Suite (etrng, log) / build_and_test
sw-emulator Suite (etrng, log)  /  build_and_test
sw-emulator Suite (etrng, log) / build_and_test
sw-emulator Suite (etrng, nolog)  /  build_and_test
sw-emulator Suite (etrng, nolog) / build_and_test
sw-emulator Suite (etrng, nolog)  /  build_and_test
sw-emulator Suite (etrng, nolog) / build_and_test
sw-emulator Suite (itrng, log)  /  build_and_test
sw-emulator Suite (itrng, log) / build_and_test
sw-emulator Suite (itrng, log)  /  build_and_test
sw-emulator Suite (itrng, log) / build_and_test
sw-emulator Suite (itrng, nolog)  /  build_and_test
sw-emulator Suite (itrng, nolog) / build_and_test
sw-emulator Suite (itrng, nolog)  /  build_and_test
sw-emulator Suite (itrng, nolog) / build_and_test
FPGA Suite (1.0, etrng, log)  /  build_test_binaries
FPGA Suite (1.0, etrng, log) / build_test_binaries
FPGA Suite (1.0, etrng, nolog)  /  build_test_binaries
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
FPGA Suite (1.0, itrng, log)  /  build_test_binaries
FPGA Suite (1.0, itrng, log) / build_test_binaries
FPGA Suite (1.0, itrng, nolog)  /  build_test_binaries
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
FPGA Suite (1.1, etrng, log)  /  build_test_binaries
FPGA Suite (1.1, etrng, log) / build_test_binaries
FPGA Suite (1.1, etrng, nolog)  /  build_test_binaries
FPGA Suite (1.1, etrng, nolog) / build_test_binaries
FPGA Suite (1.1, itrng, log)  /  build_test_binaries
FPGA Suite (1.1, itrng, log) / build_test_binaries
FPGA Suite (1.1, itrng, nolog)  /  build_test_binaries
FPGA Suite (1.1, itrng, nolog) / build_test_binaries
FPGA Suite (hw-latest, etrng, log)  /  build_test_binaries
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
FPGA Suite (hw-latest, etrng, nolog)  /  build_test_binaries
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
FPGA Suite (hw-latest, itrng, log)  /  build_test_binaries
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
FPGA Suite (hw-latest, itrng, nolog)  /  build_test_binaries
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
sw-emulator Suite (etrng, log)  /  build_and_test
sw-emulator Suite (etrng, log) / build_and_test
sw-emulator Suite (etrng, nolog)  /  build_and_test
sw-emulator Suite (etrng, nolog) / build_and_test
sw-emulator Suite (itrng, log)  /  build_and_test
sw-emulator Suite (itrng, log) / build_and_test
sw-emulator Suite (itrng, nolog)  /  build_and_test
sw-emulator Suite (itrng, nolog) / build_and_test
FPGA Suite (1.0, etrng, log)  /  build_bitstream
FPGA Suite (1.0, etrng, log) / build_bitstream
FPGA Suite (1.0, etrng, log)  /  build_kernel_modules
FPGA Suite (1.0, etrng, log) / build_kernel_modules
FPGA Suite (1.0, etrng, nolog)  /  build_bitstream
FPGA Suite (1.0, etrng, nolog) / build_bitstream
FPGA Suite (1.0, etrng, nolog)  /  build_kernel_modules
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
FPGA Suite (1.0, itrng, log)  /  build_bitstream
FPGA Suite (1.0, itrng, log) / build_bitstream
FPGA Suite (1.0, itrng, log)  /  build_kernel_modules
FPGA Suite (1.0, itrng, log) / build_kernel_modules
FPGA Suite (1.0, itrng, nolog)  /  build_bitstream
FPGA Suite (1.0, itrng, nolog) / build_bitstream
FPGA Suite (1.0, itrng, nolog)  /  build_kernel_modules
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
FPGA Suite (1.1, etrng, log)  /  build_bitstream
FPGA Suite (1.1, etrng, log) / build_bitstream
FPGA Suite (1.1, etrng, log)  /  build_kernel_modules
FPGA Suite (1.1, etrng, log) / build_kernel_modules
FPGA Suite (1.1, etrng, nolog)  /  build_bitstream
FPGA Suite (1.1, etrng, nolog) / build_bitstream
FPGA Suite (1.1, etrng, nolog)  /  build_kernel_modules
FPGA Suite (1.1, etrng, nolog) / build_kernel_modules
FPGA Suite (1.1, itrng, log)  /  build_bitstream
FPGA Suite (1.1, itrng, log) / build_bitstream
FPGA Suite (1.1, itrng, log)  /  build_kernel_modules
FPGA Suite (1.1, itrng, log) / build_kernel_modules
FPGA Suite (1.1, itrng, nolog)  /  build_bitstream
FPGA Suite (1.1, itrng, nolog) / build_bitstream
FPGA Suite (1.1, itrng, nolog)  /  build_kernel_modules
FPGA Suite (1.1, itrng, nolog) / build_kernel_modules
FPGA Suite (hw-latest, etrng, log)  /  build_bitstream
FPGA Suite (hw-latest, etrng, log) / build_bitstream
FPGA Suite (hw-latest, etrng, log)  /  build_kernel_modules
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
FPGA Suite (hw-latest, etrng, nolog)  /  build_bitstream
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
FPGA Suite (hw-latest, etrng, nolog)  /  build_kernel_modules
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
FPGA Suite (hw-latest, itrng, log)  /  build_bitstream
FPGA Suite (hw-latest, itrng, log) / build_bitstream
FPGA Suite (hw-latest, itrng, log)  /  build_kernel_modules
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
FPGA Suite (hw-latest, itrng, nolog)  /  build_bitstream
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
FPGA Suite (hw-latest, itrng, nolog)  /  build_kernel_modules
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
FPGA Suite (1.0, etrng, log)  /  cache_fpga_bitstream_artifact
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
FPGA Suite (1.0, etrng, log)  /  test_artifacts
FPGA Suite (1.0, etrng, log) / test_artifacts
FPGA Suite (1.0, etrng, nolog)  /  cache_fpga_bitstream_artifact
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
FPGA Suite (1.0, etrng, nolog)  /  test_artifacts
FPGA Suite (1.0, etrng, nolog) / test_artifacts
FPGA Suite (1.0, itrng, log)  /  cache_fpga_bitstream_artifact
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
FPGA Suite (1.0, itrng, log)  /  test_artifacts
FPGA Suite (1.0, itrng, log) / test_artifacts
FPGA Suite (1.0, itrng, nolog)  /  cache_fpga_bitstream_artifact
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
FPGA Suite (1.0, itrng, nolog)  /  test_artifacts
FPGA Suite (1.0, itrng, nolog) / test_artifacts
FPGA Suite (1.1, etrng, log)  /  cache_fpga_bitstream_artifact
FPGA Suite (1.1, etrng, log) / cache_fpga_bitstream_artifact
FPGA Suite (1.1, etrng, log)  /  test_artifacts
FPGA Suite (1.1, etrng, log) / test_artifacts
FPGA Suite (1.1, etrng, nolog)  /  cache_fpga_bitstream_artifact
FPGA Suite (1.1, etrng, nolog) / cache_fpga_bitstream_artifact
FPGA Suite (1.1, etrng, nolog)  /  test_artifacts
FPGA Suite (1.1, etrng, nolog) / test_artifacts
FPGA Suite (1.1, itrng, log)  /  cache_fpga_bitstream_artifact
FPGA Suite (1.1, itrng, log) / cache_fpga_bitstream_artifact
FPGA Suite (1.1, itrng, log)  /  test_artifacts
FPGA Suite (1.1, itrng, log) / test_artifacts
FPGA Suite (1.1, itrng, nolog)  /  cache_fpga_bitstream_artifact
FPGA Suite (1.1, itrng, nolog) / cache_fpga_bitstream_artifact
FPGA Suite (1.1, itrng, nolog)  /  test_artifacts
FPGA Suite (1.1, itrng, nolog) / test_artifacts
FPGA Suite (hw-latest, etrng, log)  /  cache_fpga_bitstream_artifact
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
FPGA Suite (hw-latest, etrng, log)  /  test_artifacts
FPGA Suite (hw-latest, etrng, log) / test_artifacts
FPGA Suite (hw-latest, etrng, nolog)  /  cache_fpga_bitstream_artifact
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
FPGA Suite (hw-latest, etrng, nolog)  /  test_artifacts
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
FPGA Suite (hw-latest, itrng, log)  /  cache_fpga_bitstream_artifact
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
FPGA Suite (hw-latest, itrng, log)  /  test_artifacts
FPGA Suite (hw-latest, itrng, log) / test_artifacts
FPGA Suite (hw-latest, itrng, nolog)  /  cache_fpga_bitstream_artifact
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
FPGA Suite (hw-latest, itrng, nolog)  /  test_artifacts
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
Create New Release
0s
Create New Release
Publish https://caliptra-sw.github.io/  /  build
Publish https://caliptra-sw.github.io/ / build
Publish https://caliptra-sw.github.io/  /  deploy
Publish https://caliptra-sw.github.io/ / deploy
Fit to window
Zoom out
Zoom in

Annotations

2 errors
Find Latest Release
The run was canceled by @nquarton.
Find Latest Release
The operation was canceled.