Core/TLB: cacheable when supportsAcquireB #2808
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
hcook
approved these changes
Apr 9, 2021
kenzhang82
added a commit
to kenzhang82/rocket-chip
that referenced
this pull request
Apr 12, 2021
This reverts commit ba262df.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Related issue: revert 1867a5b from #1039
Type of change: bug report | feature request | other enhancement
The Rocket TLB calculates
cacheable = supportsAcquireT, but Diplomacy calculatescacheable = supportsAcquireB.This cacheability mismatch risks causing problems.
Impact: functional change
cacheable = supportsAcquireB.supportsAcquireT.Development Phase: implementation
Release Notes
Cacheable ROMs: treat acquire-able read-only memory as cacheable.