Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[JIT] [Issue: 61620] Optimizing ARM64 for *x = dblCns; #61847

Merged
merged 10 commits into from
Nov 30, 2021
Merged

[JIT] [Issue: 61620] Optimizing ARM64 for *x = dblCns; #61847

merged 10 commits into from
Nov 30, 2021

Commits on Nov 19, 2021

  1. [Issue: 61620] Optimizing ARM64 for *x = 0;

    @SeanWoo
    SeanWoo committed Nov 19, 2021
    Configuration menu
    Copy the full SHA
    b91555e View commit details
    Browse the repository at this point in the history

  2. Update src/coreclr/jit/lower.cpp 

    Co-authored-by: SingleAccretion <62474226+SingleAccretion@users.noreply.github.com>
    @SeanWoo @SingleAccretion
    SeanWoo and SingleAccretion authored Nov 19, 2021
    Configuration menu
    Copy the full SHA
    ee617c7 View commit details
    Browse the repository at this point in the history

  3. Fixed bug with * x = dConst if dConst is not 0

    @SeanWoo
    SeanWoo committed Nov 19, 2021
    Configuration menu
    Copy the full SHA
    36bc6b4 View commit details
    Browse the repository at this point in the history

  4. remove extra printf

    @SeanWoo
    SeanWoo committed Nov 19, 2021
    Configuration menu
    Copy the full SHA
    0596430 View commit details
    Browse the repository at this point in the history

Commits on Nov 20, 2021

  1. Replacing IsFPZero with IsCnsNonZeroFltOrDbl for STOREIND Minor edits… 

    … with conditional compilation in lower.cpp
    @SeanWoo
    SeanWoo committed Nov 20, 2021
    Configuration menu
    Copy the full SHA
    b9b0f55 View commit details
    Browse the repository at this point in the history

Commits on Nov 21, 2021

  1. fixed ARM codegen for STOREIND

    @SeanWoo
    SeanWoo committed Nov 21, 2021
    Configuration menu
    Copy the full SHA
    9a2a2d5 View commit details
    Browse the repository at this point in the history

  2. Update src/coreclr/jit/lower.cpp 

    Co-authored-by: SingleAccretion <62474226+SingleAccretion@users.noreply.github.com>
    @SeanWoo @SingleAccretion
    SeanWoo and SingleAccretion authored Nov 21, 2021
    Configuration menu
    Copy the full SHA
    25f047e View commit details
    Browse the repository at this point in the history

  3. Update src/coreclr/jit/lower.cpp 

    Co-authored-by: SingleAccretion <62474226+SingleAccretion@users.noreply.github.com>
    @SeanWoo @SingleAccretion
    SeanWoo and SingleAccretion authored Nov 21, 2021
    Configuration menu
    Copy the full SHA
    153fd39 View commit details
    Browse the repository at this point in the history

Commits on Nov 30, 2021

  1. fix formatting

    @SeanWoo
    SeanWoo committed Nov 30, 2021
    Configuration menu
    Copy the full SHA
    d5dd56b View commit details
    Browse the repository at this point in the history

  2. Merge branch 'issue-61620-ARM64' of https://github.com/SeanWoo/runtime … 

    …into issue-61620-ARM64
    @SeanWoo
    SeanWoo committed Nov 30, 2021
    Configuration menu
    Copy the full SHA
    ec0f188 View commit details
    Browse the repository at this point in the history