Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix wrong cell name #52

Merged
merged 2 commits into from
Mar 22, 2022
Merged

fix wrong cell name #52

merged 2 commits into from
Mar 22, 2022

Conversation

kareefardi
Copy link
Contributor

In gpio_control_block, data_delay_* cells should be sky130_fd_sc_hd__dlygate4sd2_1 instead of sky130_fd_sc_hd__dlygate4sd2

`sky130_fd_sc_hd__dlygate4sd2` is called `sky130_fd_sc_hd__dlygate4sd2_1`
Copy link
Contributor

@RTimothyEdwards RTimothyEdwards left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Oops, sorry. Yes, this is the right gate name.

@jeffdi jeffdi merged commit e93c6cc into main Mar 22, 2022
@jeffdi jeffdi deleted the kareefardi-patch-1 branch March 22, 2022 15:29
M0stafaRady pushed a commit that referenced this pull request Sep 30, 2022
@RTimothyEdwards RTimothyEdwards added error Something isn't working RTL Verilog source code changed labels Oct 4, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
error Something isn't working RTL Verilog source code changed
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants