Popular repositories Loading

1. Complete-ASIC-Flow-of-I2C-communication-protocol Complete-ASIC-Flow-of-I2C-communication-protocol Public

   Verilog 1

2. habibhossam habibhossam Public

   Config files for my GitHub profile.

3. Full-Custom_SDES Full-Custom_SDES Public

   The primary objective of this project is to design and implement a Simplified Data Encryption Standard (S-DES) algorithm, which retains the essential features of the DES algorithm but with much sma…

   SourcePawn

4. Verification-of-SPI-slave-IP-with-SystemVerilog Verification-of-SPI-slave-IP-with-SystemVerilog Public

   HTML

5. Design-and-optimization-of-fully-differential-discrete-time-2nd-order-sigma-delta-ADC Design-and-optimization-of-fully-differential-discrete-time-2nd-order-sigma-delta-ADC Public

   In this project, we aim to design and optimize a fully differential sigma-delta ADC that achieves exceptional performance in terms of noise shaping, signal-to-noise ratio (SNR), and bandwidth.

6. Design-of-an-RF-Front-End-of-a-Receiver-Chain Design-of-an-RF-Front-End-of-a-Receiver-Chain Public

   design and simulate the LNA and Mixer blocks independently to ensure their individual functionality. Subsequently, the two blocks are integrated and simulated together to validate their combined fu…