-
Notifications
You must be signed in to change notification settings - Fork 1.1k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[ARM] Distribute shifts as muls #7790
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Nice to have it factored into common code; I suspect that RISC-V will (eventually) benefit from something similar
There's a nifty clang tidy failure |
lgtm pending green bots |
This reverts commit eba8f32.
The
@pranavb-ca I'd be happy to hear if you have any ideas about fixing this. I think the particular issue was that |
Failures appear unrelated |
* [ARM] distribute shifts as muls This reverts commit eba8f32. --------- Co-authored-by: Steven Johnson <srj@google.com>
ARM/LLVM currently lowers
a + widening_shl(b, c)
into(u | s)shll
andadd
, this PR lowers it to(u | s)mlal
. I reused HVX machinery for the distribution,DistributeShiftsAsMuls
. HVX lowering is not expected to change at all.