Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Glayout LLM + Docs + Notebooks #306

Merged
merged 51 commits into from
Jun 5, 2024
Merged

Conversation

alibillalhammoud
Copy link
Collaborator

  • Documentation has been updated to include links to Glayout notebooks
  • Added the Via notebook
  • All notebooks have been fixed (they broke after we refactored the Glayout package)

Glayout LLM v1
We are getting decent results with the 7b model. It is highly versatile on 2-4 transistor circuits. Current model config:

  • 8 bit quantization
  • Computing loss on prompt completions only
  • Context is included in prompts
  • padding with [PAD] token
  • Current training dataset: 32 unique circuits, 54 examples
  • Current evaluation dataset: 2 unique circuits (currently being expanded)

@@ -0,0 +1,4 @@
# Common Drain Amplifier
The purpose of a common drain amplifier, aka a source follower, is to provide buffering. It has high input impedance, low output impedance, and a voltage gain close to unity.
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

maybe provide a separate example of a source follower being used in buffering. The LLM might place just a common drain stage as a buffer, which isn't the most ideal

@@ -0,0 +1,12 @@
# Current Mirror
A current mirror is a circuit designed to copy a current
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

designed to copy a current

copy or boost a current

@@ -0,0 +1,3 @@
# Strong Arm Latch
A strong arm latch is a comparator (which means it compares two input voltages). If one voltage is higher it outputs a high voltage and if one of them is lower then it output a low voltage.
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

this doesn't really make sense, might cause training problems

Comment on lines +3 to +4
The pmos is above the nmos and it's source is tied to vdd. The nmos source is tied to ground. The nmos drain and pmos drain are routed together. The node connecting the nmos and pmos drain is the output node. Additonally, the nmos gate and pmos gate are connected. The node connecting the nmos and pmos gate is the input node.
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

can merge these two lines

Copy link
Member

@msaligane msaligane left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@alibillalhammoud @chetanyagoyal We want these convos to be in the llm folder?

@@ -3,7 +3,7 @@
# Apache License
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Should we have a header with a little more details?

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

and comments..

@msaligane
Copy link
Member

Please add my comments as issues to fix later.

@msaligane msaligane merged commit 60d7ecc into idea-fasoc:main Jun 5, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

5 participants